{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T20:39:06Z","timestamp":1743107946322,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319235080"},{"type":"electronic","value":"9783319235097"}],"license":[{"start":{"date-parts":[[2015,10,15]],"date-time":"2015-10-15T00:00:00Z","timestamp":1444867200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-23509-7_14","type":"book-chapter","created":{"date-parts":[[2015,10,15]],"date-time":"2015-10-15T10:03:34Z","timestamp":1444903414000},"page":"195-211","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Automatic Generation of S-LAM Descriptions from UML\/MARTE for the DSE of Massively Parallel Embedded Systems"],"prefix":"10.1007","author":[{"given":"Manel","family":"Ammar","sequence":"first","affiliation":[]},{"given":"Mouna","family":"Baklouti","sequence":"additional","affiliation":[]},{"given":"Maxime","family":"Pelcat","sequence":"additional","affiliation":[]},{"given":"Karol","family":"Desnos","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,10,15]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Engelmann, C., Lauer, F.: Facilitating co-design for extreme-scale systems through lightweight simulation. In IEEE International Conference on Cluster Computing Workshops and Posters, CLUSTER WORKSHOPS, 2010, pp. 1\u20138 September 2010","DOI":"10.1109\/CLUSTERWKSP.2010.5613113"},{"key":"14_CR2","volume-title":"Modeling Simulation and Optimization - Focus on Applications","author":"David Lugato","year":"2010","unstructured":"Lugato, D., Bruel, J-M., Ober, I.: Model-Driven Engineering for High Performance Computing Applications. In: S. Cakaj (ed.) Modeling Simulation and Optimization-Focus on Applications (2010)"},{"key":"14_CR3","unstructured":"Object Management Group. Unified Modeling Language specification, version 2.1. Available: http:\/\/www.omg.org\/spec\/UML\/2.1.2\/Infrastructure\/PDF"},{"key":"14_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-1-4020-9436-1","volume-title":"Hardware-Dependent Software","author":"W Ecker","year":"2009","unstructured":"Ecker, W., M\u00fcller, W., D\u00f6mer, R.: Hardware-Dependent Software, pp. 1\u201313. Springer, Netherlands (2009)"},{"key":"14_CR5","unstructured":"IEEE standard for IP-XACT, standard structure for packaging, integrating, and reusing IP within tools flows, IEEE Std 1685-2009, February 2010, pp. C1-360"},{"key":"14_CR6","unstructured":"Object Management Group. UML Profile for MARTE: Modeling and Analysis of Real-Time Embedded Systems, version 1.0. Available: http:\/\/www.omg.org\/spec\/MARTE\/1.0\/PDF\/"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Pelcat, M., Desnos, K., Heulot, J., Guy, C., Nezan, J.-F., Aridhi, S.: Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In $$6^{th}$$ European Embedded Design in Education and Research Conference. EDERC 2014, pp. 36\u201340 (2014)","DOI":"10.1109\/EDERC.2014.6924354"},{"issue":"3","key":"14_CR8","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1007\/s10617-012-9098-6","volume":"16","author":"G Ochoa-Ruiz","year":"2012","unstructured":"Ochoa-Ruiz, G., Labbani, O., Bourennane, E.-B., et al.: A high-level methodology for automatically generating dynamic partially reconfigurable systems using IP-XACT and the UML MARTE profile. Des. Autom. Embed. Syst. 16(3), 93\u2013128 (2012)","journal-title":"Des. Autom. Embed. Syst."},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Herrera, F., Posadas, H., Villar, E., Calvo, D.: Enhanced IP-XACT platform descriptions for automatic generation from UML\/MARTE of fast performance models for DSE. In $$15^{th}$$ Euromicro Conference on Digital System Design, DSD 2012, pp. 692\u2013699, September 2012","DOI":"10.1109\/DSD.2012.51"},{"key":"14_CR10","unstructured":"Herrera, F., Villar, E.: A Framework for the Generation from UML\/MARTE Models of IP-XACT HW Platform Descriptions for Multi-Level Performance Estimation. Proceedings of the Forum of Design and Specification Languages, FDL\u20192011, November 2011"},{"key":"14_CR11","unstructured":"Object Management Group. UML profile for System on a Chip, version 1.0. Available: http:\/\/www.omg.org\/spec\/SoCP\/1.0\/PDF\/"},{"issue":"2","key":"14_CR12","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/s10009-005-0213-x","volume":"8","author":"S Graf","year":"2006","unstructured":"Graf, S., Ober, I., Ober, I.: A real-time profile for UML. Int. J. Softw. Tools Technol. Trans. 8(2), 113\u2013127 (2006)","journal-title":"Int. J. Softw. Tools Technol. Trans."},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"El Mrabti, A., P\u00e9trot, F., Bouchhima, A.: Extending IP-XACT to support an MDE based approach for SoC design. In Design, Automation and Test in Europe Conference and Exhibition, DATE\u201909, pp. 586\u2013589, April 2009","DOI":"10.1109\/DATE.2009.5090733"},{"key":"14_CR14","unstructured":"Papyrus, http:\/\/www.eclipse.org\/papyrus\/"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Ammar, M., Baklouti, M., Pelcat, M., Desnos, K., Abid, M.: MARTE to $$\\pi $$SDF transformation for data-intensive applications analysis. In Conference on Design and Architectures for Signal and Image Processing, DASIP, October 2014","DOI":"10.1109\/DASIP.2014.7115622"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Pelcat, M., Menuet, P., Aridhi, S., Nezan, J.F.: Scalable compile-time scheduler for multi-core architectures. In Proceedings of the Conference on Design, Automation and Test in Europe, DATE\u201909, pp. 1552\u20131555, April 2009","DOI":"10.1109\/DATE.2009.5090909"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Guduric, P., Puder, A., Todtenhofer, R.: A comparison between relational and operational QVT mappings. In the $$6^{th}$$ International Conference on Information Technology: New Generations, ITNG \u201909, pp.266\u2013271, April 2009","DOI":"10.1109\/ITNG.2009.156"},{"key":"14_CR18","unstructured":"Acceleo (2015) https:\/\/www.eclipse.org\/acceleo\/"}],"container-title":["Studies in Computational Intelligence","Software Engineering, Artificial Intelligence, Networking and Parallel\/Distributed Computing 2015"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23509-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,2,15]],"date-time":"2023-02-15T17:33:25Z","timestamp":1676482405000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-23509-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,15]]},"ISBN":["9783319235080","9783319235097"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23509-7_14","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"type":"print","value":"1860-949X"},{"type":"electronic","value":"1860-9503"}],"subject":[],"published":{"date-parts":[[2015,10,15]]},"assertion":[{"value":"15 October 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}