{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:40:02Z","timestamp":1748637602586,"version":"3.41.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319237985"},{"type":"electronic","value":"9783319237992"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23799-2_1","type":"book-chapter","created":{"date-parts":[[2015,9,25]],"date-time":"2015-09-25T13:38:28Z","timestamp":1443188308000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Debugging Methods Through Identification of Appropriate Functions for Internal Gates"],"prefix":"10.1007","author":[{"given":"Kosuke","family":"Oshima","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Matsumoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,20]]},"reference":[{"key":"1_CR1","unstructured":"Yamashita, S., Yoshida, H., Fujita, M.: Increasing yield using partially-programmable circuits. In: Proceedings of Workshop on Synthesis And System Integration of Mixed Information technologies, pp. 237\u2013242 (2010)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Jo, S., Matsumoto, T., Fujita, M.: SAT-based automatic rectification and debugging of combinational circuits with LUT insertions. In: 2012 IEEE 21st Asian Test Symposium (ATS), pp. 19\u201324. IEEE Press, New York (2012)","DOI":"10.1109\/ATS.2012.55"},{"key":"1_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"230","DOI":"10.1007\/978-3-642-21581-0_19","volume-title":"Theory and Applications of Satisfiability Testing - SAT 2011","author":"M Janota","year":"2011","unstructured":"Janota, M., Marques-Silva, J.: Abstraction-based algorithm for 2QBF. In: Sakallah, K.A., Simon, L. (eds.) SAT 2011. LNCS, vol. 6695, pp. 230\u2013244. Springer, Heidelberg (2011)"},{"key":"1_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1007\/978-3-642-31612-8_10","volume-title":"Theory and Applications of Satisfiability Testing \u2013 SAT 2012","author":"M Janota","year":"2012","unstructured":"Janota, M., Klieber, W., Marques-Silva, J., Clarke, E.: Solving QBF with counterexample guided refinement. In: Cimatti, A., Sebastiani, R. (eds.) SAT 2012. LNCS, vol. 7317, pp. 114\u2013128. Springer, Heidelberg (2012)"},{"key":"1_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1007\/11499107_37","volume-title":"Theory and Applications of Satisfiability Testing","author":"A Ling","year":"2005","unstructured":"Ling, A., Singh, D.P., Brown, S.D.: FPGA logic synthesis using quantified boolean satisfiability. In: Bacchus, F., Walsh, T. (eds.) SAT 2005. LNCS, vol. 3569, pp. 444\u2013450. Springer, Heidelberg (2005)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Solar-Lezama, A., Tancau, L., Bodik, R., Seshia, S.A., Saraswat, V.A.: Combinatorial sketching for finite programs. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 404\u2013415. ACM, New York (2006)","DOI":"10.1145\/1168857.1168907"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Fujita, M., Jo, S., Ono, S., Matsumoto, T.: Partial synthesis through sampling with and without specification. In: 2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 787\u2013794. IEEE Press, New York (2013)","DOI":"10.1109\/ICCAD.2013.6691203"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Fahim Ali, M., Veneris, A., Smith, A., Safarpour, S., Drechsler, R., Abadir, M.: Debugging sequential circuits using Boolean satisfiability. In: IEEE\/ACM International Conference on Computer Aided Design 2004, pp. 204\u2013209. IEEE Press, New York (2004)","DOI":"10.1109\/ICCAD.2004.1382572"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Oshima, K., Matsumoto, T., Fujita, M.: A debugging method for gate level circuit designs by introducing programmability. In: IFIP WG10.5 VLSI-SoC, pp. 78\u201383, October 2013","DOI":"10.1109\/VLSI-SoC.2013.6673254"},{"key":"1_CR10","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","volume":"4","author":"A Biere","year":"2008","unstructured":"Biere, A.: PicoSAT essentials. J. Satisfiability Boolean Model. Comput. (JSAT) 4, 75\u201397 (2008)","journal-title":"J. Satisfiability Boolean Model. Comput. (JSAT)"},{"key":"1_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","volume-title":"Computer Aided Verification","author":"R Brayton","year":"2010","unstructured":"Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 24\u201340. Springer, Heidelberg (2010)"},{"issue":"1","key":"1_CR12","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1109\/43.3141","volume":"7","author":"MS Abadir","year":"1988","unstructured":"Abadir, M.S., Ferguson, J., Kirkland, T.E.: Logic design verification via test generation. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 7(1), 138\u2013148 (1988). IEEE Press, New York","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"1_CR13","unstructured":"AIGER. http:\/\/fmv.jku.at\/aiger\/"},{"key":"1_CR14","unstructured":"Icarus Verilog. http:\/\/iverilog.icarus.com\/"},{"key":"1_CR15","unstructured":"Mishchenko, A.: Enumeration of irredundant circuit structures. In: Proceedings of International Workshop on Logic and Synthesis (2014)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: At the Crossroads of Emerging Trends"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23799-2_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:18:21Z","timestamp":1748636301000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-23799-2_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319237985","9783319237992"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23799-2_1","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"20 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}