{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:11:10Z","timestamp":1748664670707,"version":"3.41.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319237985"},{"type":"electronic","value":"9783319237992"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23799-2_2","type":"book-chapter","created":{"date-parts":[[2015,9,25]],"date-time":"2015-09-25T13:38:28Z","timestamp":1443188308000},"page":"23-47","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Gate Sizing Under Uncertainty"],"prefix":"10.1007","author":[{"given":"Nathaniel A.","family":"Conos","sequence":"first","affiliation":[]},{"given":"Saro","family":"Meguerdichian","sequence":"additional","affiliation":[]},{"given":"Miodrag","family":"Potkonjak","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,11,20]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Conos, N.A., Meguerdichian, S., Potkonjak, M.: Gate sizing in the presence of gate switching activity and input vector control. In: VLSI-SoC, pp. 138\u2013143 (2013)","DOI":"10.1109\/VLSI-SoC.2013.6673265"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Shiyan, H., Ketkar, M., Hu, J.: Gate sizing for cell library-based designs. In: DAC, pp. 847\u2013852 (2007)","DOI":"10.1109\/DAC.2007.375282"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Ozdal, M.M., Burns, S., Hu, J.: Gate sizing and device technology selection algorithms for high-performance industrial designs. In: ICCAD, pp. 724\u2013731 (2011)","DOI":"10.1109\/ICCAD.2011.6105409"},{"issue":"9","key":"2_CR4","doi-asserted-by":"crossref","first-page":"2760","DOI":"10.1109\/TCSI.2008.920087","volume":"55","author":"S. Joshi","year":"2008","unstructured":"Joshi, S.: An efficient method for large-scale gate sizing. In: TCSI, pp. 2760\u20132773 (2008)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Ozdal, M.M., Amin, C., Ayupov, A., Burns, S., Wilke, G., Zhuo, C.: The ISPD-2012 discrete cell sizing contest and benchmark suite. In: ISPD, pp. 161\u2013164 (2012)","DOI":"10.1145\/2160916.2160950"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Li, W.N.: Strongly NP-hard discrete gate-sizing problems. In: ICCD, pp. 1045\u20131051 (1993)","DOI":"10.1109\/43.298040"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Agarwal, A., Chopra, K., Blaauw, D.: Statistical timing based optimization using gate sizing. In: DAC, pp. 400\u2013405 (2005)","DOI":"10.1109\/DATE.2005.281"},{"key":"2_CR8","unstructured":"Nangate FreePDK 45 nm Library (2011). http:\/\/www.si2.org\/"},{"issue":"4","key":"2_CR9","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/92.645073","volume":"5","author":"O. Coudert","year":"1997","unstructured":"Coudert, O.: Gate sizing for constrained delay\/power\/area optimization. In: VLSI, pp. 465\u2013472 (1997)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Sylvester, D., Blaauw, D.: Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment. In: DAC, pp. 783\u2013787 (2004)","DOI":"10.1145\/996566.996777"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Huang, Y.-H., Chen, P.-Y., Hwang, T.: Switching-activity driven gate sizing and Vth assignment for low power design. In: ASPDAC, pp. 24\u201327 (2006)","DOI":"10.1145\/1118299.1118436"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Abdollahi, A., Fallah, F., Pedram, M.: Leakage current reduction in CMOS VLSI circuits by input vector control. In: VLSI, pp. 140\u2013154 (2004)","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Yuan, L., Qu, G.: A combined gate replacement and input vector control approach for leakage current reduction. In: VLSI, pp. 173\u2013182 (2006)","DOI":"10.1109\/TVLSI.2005.863747"},{"key":"2_CR14","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems. In: MICRO, pp. 330\u2013335 (1997)"},{"key":"2_CR15","unstructured":"Mudge T.: The SimpleScalar-Arm power modeling project. http:\/\/eecs.umich.edu\/panalyzer\/"},{"issue":"1","key":"2_CR16","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1016\/j.vlsi.2007.01.001","volume":"41","author":"Chi-ying Tsui","year":"2008","unstructured":"Tsui, C., Au, R.Y., Choi, R.Y.: Minimizing the dynamic and subthreshold leakage power consumption using least leakage vector assisted technology mapping. In: VLSI Journal, pp. 76\u201386 (2008)","journal-title":"Integration, the VLSI Journal"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Li, L., Kang, P., Lu, Y., Zhou, H.: An efficient algorithm for library-based cell-type selection in high-performance low-power designs. In: ICCAD, pp. 226\u2013232 (2012)","DOI":"10.1145\/2429384.2429427"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Hu, J., Kahng, A.B., Kang, S.H., Kim, M.-C., Markov, I.L.: Sensitivity-guided metaheuristics for accurate discrete gate sizing. In: ICCAD, pp. 233\u2013239 (2012)","DOI":"10.1145\/2429384.2429428"},{"issue":"12","key":"2_CR19","doi-asserted-by":"crossref","first-page":"2505","DOI":"10.1109\/16.735728","volume":"45","author":"A. Asenov","year":"1998","unstructured":"Asenov, A.: Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 um MOSFET\u2019s: a 3-D atomistic simulation study. In: IEEE T-ED, pp. 2505\u20132513 (1998)","journal-title":"IEEE Transactions on Electron Devices"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: At the Crossroads of Emerging Trends"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23799-2_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:18:19Z","timestamp":1748636299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-23799-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319237985","9783319237992"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23799-2_2","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"20 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}