{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:40:02Z","timestamp":1748637602325,"version":"3.41.0"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319237985"},{"type":"electronic","value":"9783319237992"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-23799-2_4","type":"book-chapter","created":{"date-parts":[[2015,9,25]],"date-time":"2015-09-25T13:38:28Z","timestamp":1443188308000},"page":"69-93","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Quantitative Optimization and Early Cost Estimation of Low-Power Hierarchical-Architecture SRAMs Based on Accurate Cost Models"],"prefix":"10.1007","author":[{"given":"Yuan","family":"Ren","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"Noll","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,20]]},"reference":[{"issue":"10","key":"4_CR1","doi-asserted-by":"publisher","first-page":"2416","DOI":"10.1109\/JSSC.2011.2159056","volume":"46","author":"V Sharma","year":"2011","unstructured":"Sharma, V., et al.: A 4.4 pJ\/access 80\u00a0MHz, 128 kbit variability resilient SRAM with Multi-Sized sense amplifier redundancy. IEEE J. Solid-State Circuits 46(10), 2416\u20132430 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Clerc, S., et al.: A 65\u00a0nm SRAM achieving 250\u00a0mV retention and 350\u00a0mV, 1\u00a0MHz, 55fJ\/bit access energy, with bit-interleaved radiation soft error tolerance. In: 2012 Proceedings of the ESSCIRC (ESSCIRC), pp. 313\u2013316. IEEE (2012)","DOI":"10.1109\/ESSCIRC.2012.6341317"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Rooseleer, B., Dehaene, W.: A 40\u00a0nm, 454\u00a0MHz 114 fJ\/bit area-efficient SRAM memory with integrated charge pump. In: 2013 Proceedings of the ESSCIRC (ESSCIRC), pp. 201\u2013204. IEEE (2013)","DOI":"10.1109\/ESSCIRC.2013.6649107"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Ren, Y., Noll, T.G.: An accurate power estimation model for low-power hierarchical-architecture SRAMs. In: 2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), pp. 144\u2013149.IEEE (2013)","DOI":"10.1109\/VLSI-SoC.2013.6673266"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Ren, Y., et al.: Low power 6T-SRAM with tree address decoder using a new equalizer precharge scheme. In: 2012 IEEE International SOC Conference (SOCC), pp. 224\u2013229. IEEE (2012)","DOI":"10.1109\/SOCC.2012.6398352"},{"key":"4_CR6","unstructured":"Muralimanohar, N., et al.: CACTI 6.0: A tool to model large caches. Technical report (2009). http:\/\/www.hpl.hp.com\/techreports\/2009\/HPL-2009-85.pdf"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Liang, X., et al.: Architectural power models for sram and cam structures based on hybrid analytical\/empirical techniques. In: IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2007, pp. 824\u2013830. IEEE (2007)","DOI":"10.1109\/ICCAD.2007.4397367"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Do, M.Q., et al.: Leakage-Conscious Architecture-Level power estimation for partitioned and Power-Gated SRAM arrays. In: 8th International Symposium on Quality Electronic Design, ISQED 2007, pp. 185\u2013191. IEEE, Washington, DC (2007)","DOI":"10.1109\/ISQED.2007.97"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Donkoh, E., et al.: A hybrid and adaptive model for predicting register file and SRAM power using a reference design. In: 2012 49th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 62\u201367. IEEE (2012)","DOI":"10.1145\/2228360.2228373"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Sun, L., et al.: Low power and robust binary tree SRAM design for embedded systems. In: 2013 International Symposium on Electronic System Design (ISED), pp. 87\u201392. IEEE (2013)","DOI":"10.1109\/ISED.2013.24"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: At the Crossroads of Emerging Trends"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-23799-2_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T20:18:17Z","timestamp":1748636297000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-23799-2_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319237985","9783319237992"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-23799-2_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"20 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}