{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T13:17:17Z","timestamp":1742995037677,"version":"3.40.3"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319243689"},{"type":"electronic","value":"9783319243696"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-24369-6_31","type":"book-chapter","created":{"date-parts":[[2015,9,10]],"date-time":"2015-09-10T18:46:37Z","timestamp":1441910797000},"page":"375-385","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Experiments on Minimization Method of Incompletely Specified Finite State Machines for Low Power Design"],"prefix":"10.1007","author":[{"given":"Adam","family":"Klimowicz","sequence":"first","affiliation":[]},{"given":"Valery","family":"Solov\u2019ev","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,10,30]]},"reference":[{"key":"31_CR1","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1109\/TEC.1959.5222697","volume":"EC-8","author":"M Paull","year":"1959","unstructured":"Paull, M., Unger, S.: Minimizing the number of states in incompletely specified state machines. IRE Trans. Electron. Comput. EC-8, 356\u2013367 (1959)","journal-title":"IRE Trans. Electron. Comput."},{"key":"31_CR2","doi-asserted-by":"publisher","first-page":"1099","DOI":"10.1109\/T-C.1973.223655","volume":"C-22","author":"CF Pfleeger","year":"1973","unstructured":"Pfleeger, C.F.: State reduction in incompletely specified finite state machines. IEEE Trans. Comput. C-22, 1099\u20131102 (1973)","journal-title":"IEEE Trans. Comput."},{"key":"31_CR3","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/43.259940","volume":"13","author":"J-K Rho","year":"1994","unstructured":"Rho, J.-K., Hachtel, G., Somenzi, F., Jacoby, R.: Exact and heuristic algorithms for the minimization of incompletely specified state machines. IEEE Trans. Computer-Aided Design 13, 167\u2013177 (1994)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"31_CR4","doi-asserted-by":"publisher","first-page":"1619","DOI":"10.1109\/43.806807","volume":"18","author":"JM Pena","year":"1999","unstructured":"Pena, J.M., Oliveira, A.L.: A new algorithm for exact reduction of incompletely specified finite state machines. IEEE Trans. Computer-Aided Design 18, 1619\u20131632 (1999)","journal-title":"IEEE Trans. Computer-Aided Design"},{"issue":"1","key":"31_CR5","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1016\/j.compeleceng.2006.06.001","volume":"33","author":"S G\u00f6ren","year":"2007","unstructured":"G\u00f6ren, S., Ferguson, F.: On state reduction of incompletely specified finite state machines. Computers and Electrical Engineering 33(1), 58\u201369 (2007)","journal-title":"Computers and Electrical Engineering"},{"issue":"4","key":"31_CR6","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1049\/ip-cdt:20020431","volume":"149","author":"Y Xia","year":"2002","unstructured":"Xia, Y., Almaini, A.E.A.: Genetic algorithm based state assignment for power and area optimization. IEE Proc. Comput. Digital Techn. 149(4), 128\u2013133 (2002)","journal-title":"IEE Proc. Comput. Digital Techn."},{"key":"31_CR7","unstructured":"Aiman, M., Sadiq, S.M., Nawaz, K.F.: Finite state machine state assignment for area and power minimization. In: Proc of the IEEE Int Symposium on Circuits and Systems (ISCAS), pp. 5303\u20135306. IEEE Computer Society (2006)"},{"key":"31_CR8","doi-asserted-by":"publisher","first-page":"376","DOI":"10.1016\/j.vlsi.2008.11.005","volume":"42","author":"S Chaudhury","year":"2009","unstructured":"Chaudhury, S., Sistla, K.T., Chattopadhyay, S.: Genetic algorithm-based FSM synthesis with area-power trade-offs. Integration, VLSI J. 42, 376\u2013384 (2009)","journal-title":"Integration, VLSI J."},{"key":"31_CR9","doi-asserted-by":"crossref","unstructured":"Lindholm, C.: High frequency and low power semi-synchronous PFM state machine. In: Proc. of the IEEE Int. Symposium on Digital Object Identifier, pp. 1868\u20131871. IEEE Computer Society (2011)","DOI":"10.1109\/ISCAS.2011.5937951"},{"key":"31_CR10","unstructured":"Liu, Z., Arslan, T., Erdogan A.T.: An embedded low power reconfigurable fabric for finite state machine operations. In: Proc. of the Int. Symposium on Circuits and Systems (ISCAS), pp. 4374\u20134377. IEEE Computer Society (2006)"},{"issue":"3","key":"31_CR11","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1134\/S106423071303009X","volume":"52","author":"A Klimowicz","year":"2013","unstructured":"Klimowicz, A., Solov\u2019ev, V.V.: Minimization of incompletely specified Mealy finite-state machines by merging two internal states. J. Comput. Syst. Sci. Int. 52(3), 400\u2013409 (2013)","journal-title":"J. Comput. Syst. Sci. Int."},{"key":"31_CR12","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/92.406998","volume":"3","author":"C-Y Tsui","year":"1995","unstructured":"Tsui, C.-Y., Monteiro, J., Devadas, S., Despain, A.M., Lin, B.: Power estimation methods for sequential logic circuits. IEEE Trans. VLSI Syst. 3, 404\u2013416 (1995)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"31_CR13","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1134\/S1064230714010067","volume":"53","author":"TN Grzes","year":"2014","unstructured":"Grzes, T.N., Solov\u2019ev, V.V.: Sequential algorithm for low-power encoding internal states of finite state machines. J. Comput. Syst. Sci. Int 53(1), 92\u201399 (2014)","journal-title":"J. Comput. Syst. Sci. Int"},{"key":"31_CR14","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide. Version 3.0. Technical Report. North Carolina. Microelectronics Center of North Carolina (1991)"},{"issue":"2","key":"31_CR15","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1134\/S1064230714020154","volume":"53","author":"VV Solov\u2019ev","year":"2014","unstructured":"Solov\u2019ev, V.V.: Complex minimization method for finite state machines implemented on programmable logic devices. J. Comput. Syst. Sci. Int. 53(2), 186\u2013194 (2014)","journal-title":"J. Comput. Syst. Sci. Int."}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-24369-6_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T20:04:18Z","timestamp":1568664258000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-24369-6_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319243689","9783319243696"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-24369-6_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"30 October 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}