{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T15:40:02Z","timestamp":1748619602717,"version":"3.41.0"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319243689"},{"type":"electronic","value":"9783319243696"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-24369-6_32","type":"book-chapter","created":{"date-parts":[[2015,9,10]],"date-time":"2015-09-10T22:46:37Z","timestamp":1441925197000},"page":"386-396","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Designing of Hierarchical Structures for Binary Comparators on FPGA\/SoC"],"prefix":"10.1007","author":[{"given":"Valery","family":"Salauyou","sequence":"first","affiliation":[]},{"given":"Marek","family":"Gruszewski","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,10,30]]},"reference":[{"key":"32_CR1","unstructured":"Salauyou, V.V.: Designing of digital systems based on programmable logic integrated circuits. Hot line-Telecom, Moscow (2007) (Co\u043bo\u0432\u044ce\u0432 B.B. \u041fpoe\u043a\u0442\u0438po\u0432a\u043d\u0438e \u0446\u0438\u0444po\u0432\u044bx c\u0438c\u0442e\u043c \u043da oc\u043do\u0432e \u043fpo\u0433pa\u043c\u043c\u0438pye\u043c\u044bx \u043bo\u0433\u0438\u0447ec\u043a\u0438x \u0438\u043d\u0442e\u0433pa\u043b\u044c\u043d\u044bx cxe\u043c. - Moc\u043a\u0432a: \u0413op\u044f\u0447a\u044f \u043b\u0438\u043d\u0438\u044f-Te\u043be\u043ao\u043c, 2007. - 636 c. B\u0442opoe \u0438\u0437\u0434a\u043d\u0438e.)"},{"key":"32_CR2","unstructured":"Salauyou, V.V.: Designing of functional blocks of digital systems on programmable logic devices. Bestprint, Minsk (1996) (Co\u043bo\u0432\u044ce\u0432 B.B. \u041fpoe\u043a\u0442\u0438po\u0432a\u043d\u0438e \u0444y\u043d\u043a\u0446\u0438o\u043da\u043b\u044c\u043d\u044bx y\u0437\u043bo\u0432 \u0446\u0438\u0444po\u0432\u044bx c\u0438c\u0442e\u043c \u043da \u043fpo\u0433pa\u043c\u043c\u0438pye\u043c\u044bx \u043bo\u0433\u0438\u0447ec\u043a\u0438x yc\u0442po\u0439c\u0442\u0432ax. - M\u0438\u043dc\u043a: \u0411ec\u0442\u043fp\u0438\u043d\u0442, 1996. - 252 c.)"},{"key":"32_CR3","unstructured":"Guangjie, W., Shimin, S., Lijiu, J.: New efficient design of digital comparator. In: 2nd International Conference on ASIC, pp. 263\u2013266. IEEE Press, Shanghai (1996)"},{"issue":"6","key":"32_CR4","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1049\/ip-cdt:19982348","volume":"145","author":"CC Wang","year":"1998","unstructured":"Wang, C.C., Wu, C.F., Tsai, K.C.: 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEE Proceedings-Computers and Digital Techniques. IET 145(6), 433\u2013436 (1998)","journal-title":"IEE Proceedings-Computers and Digital Techniques. IET"},{"issue":"2","key":"32_CR5","doi-asserted-by":"publisher","first-page":"254","DOI":"10.1109\/JSSC.2002.807409","volume":"38","author":"CH Huang","year":"2003","unstructured":"Huang, C.H., Wang, J.S.: High-performance and power-efficient CMOS comparators. IEEE Journal of Solid-State Circuits 38(2), 254\u2013262 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"32_CR6","unstructured":"Cheng, S.W.: A high-speed magnitude comparator with small transistor count. In: 10th IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1168\u20131171. IEEE Press, Sharjah (2003)"},{"key":"32_CR7","doi-asserted-by":"crossref","unstructured":"Lam, H., Tsui, C.: High performance single clock cycle CMOS comparator. In: IEEE International Symposium on Circuits and Systems, pp.779\u2013782. IEEE Press, Island of Kos (2006)","DOI":"10.1049\/el:20063083"},{"issue":"7","key":"32_CR8","doi-asserted-by":"publisher","first-page":"591","DOI":"10.1109\/TCSII.2007.899856","volume":"54","author":"HM Lam","year":"2007","unstructured":"Lam, H.M., Tsui, C.Y.: A MUX-based high-performance single-cycle CMOS comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 54(7), 591\u2013595 (2007)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"Kim, J.Y., Yoo, H.J.: Bitwise competition logic for compact digital comparator. In: IEEE Asian Solid-State Circuits Conference, pp. 59\u201362. IEEE Press, Jeju (2007)","DOI":"10.1109\/ASSCC.2007.4425682"},{"issue":"12","key":"32_CR10","doi-asserted-by":"publisher","first-page":"1239","DOI":"10.1109\/TCSII.2008.2008063","volume":"55","author":"S Perri","year":"2008","unstructured":"Perri, S., Corsonello, P.: Fast low-cost implementation of single-clock-cycle binary comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 55(12), 1239\u20131243 (2008)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"32_CR11","doi-asserted-by":"crossref","unstructured":"Frustaci, F., Perri, S., Lanuzza, M., Corsonello, P.: A new low-power high-speed single-clock-cycle binary comparator. In: 2010 IEEE International Symposium on Circuits and Systems, pp. 317\u2013320. IEEE Press, Paris (2010)","DOI":"10.1109\/ISCAS.2010.5537827"},{"issue":"11","key":"32_CR12","doi-asserted-by":"publisher","first-page":"1989","DOI":"10.1109\/TVLSI.2012.2222453","volume":"21","author":"S Abdel-Hafeez","year":"2013","unstructured":"Abdel-Hafeez, S., Gordon-Ross, A., Parhami, B.: Scalable digital CMOS comparator using a parallel prefix tree. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21(11), 1989\u20131998 (2013)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"2","key":"32_CR13","doi-asserted-by":"publisher","first-page":"108","DOI":"10.1109\/TCSII.2011.2180110","volume":"59","author":"P Chuang","year":"2012","unstructured":"Chuang, P., Li, D., Sachdev, M.: A low-power high-performance single-cycle tree-based 64-bit binary comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 59(2), 108\u2013112 (2012)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"32_CR14","first-page":"29","volume":"11","author":"A Hauser","year":"2013","unstructured":"Hauser, A., Chichester, I.: High-Speed 64-Bit Binary Comparator using Two Stages. European Journal of Engineering and Innovation 11(2), 29\u201338 (2013)","journal-title":"European Journal of Engineering and Innovation"},{"issue":"1","key":"32_CR15","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1109\/TCSI.2013.2268591","volume":"61","author":"PIJ Chuang","year":"2014","unstructured":"Chuang, P.I.J., Sachdev, M., Gaudet, V.C.: A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers 61(1), 160\u2013171 (2014)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"32_CR16","doi-asserted-by":"crossref","unstructured":"Deb, S., Chaudhury, S.: High-speed comparator architectures for fast binary comparison. In: Third International Conference on Emerging Applications of Information Technology, pp. 454\u2013457. IEEE Press, Kolkata (2012)","DOI":"10.1109\/EAIT.2012.6408016"},{"key":"32_CR17","unstructured":"Salauyou, V.V., Posrednikova, A.A.: An implementation on programmable logic comparators with high bitwidth. Chip-News, Engineering microelectronics. 9, 20\u201325 (2005) (Co\u043bo\u0432\u044ce\u0432 B.B., \u041focpe\u0434\u043d\u0438\u043ao\u0432a A.A. Pea\u043b\u0438\u0437a\u0446\u0438\u044f \u043da \u041f\u041b\u0418C \u043ao\u043c\u043fapa\u0442opo\u0432 \u0431o\u043b\u044c\u0448o\u0439 pa\u0437\u043cep\u043doc\u0442\u0438. \u2013 Chip-News, \u0418\u043d\u0436e\u043dep\u043da\u044f \u043c\u0438\u043apo\u044d\u043be\u043a\u0442po\u043d\u0438\u043aa, 2005, \u21169, c.20-25.)"},{"issue":"3","key":"32_CR18","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1134\/S1064226909030139","volume":"54","author":"VV Solov\u2019ev","year":"2009","unstructured":"Solov\u2019ev, V.V., Posrednikova, A.A.: The hierarchical method of synthesis of large-capacity comparators with the use of programmable logic integrated circuits. Journal of Communications Technology and Electronics. 54(3), 338\u2013346 (2009)","journal-title":"Journal of Communications Technology and Electronics."},{"issue":"7","key":"32_CR19","first-page":"474","volume":"60","author":"V Salauyou","year":"2014","unstructured":"Salauyou, V., Gruszewski, M.: An implementation on CPLD\/FPGA hierarchical comparators by parallel-sequential synthesis. Measurements, Automation, Control. 60(7), 474\u2013476 (2014). (Salauyou V., Gruszewski M. Implementacja w strukturach CPLD\/FPGA komparator\u00f3w hierarchicznych z wykorzystaniem r\u00f3wnoleg\u0142o-szeregowej syntezy \/\/ Pomiary, Automatyka, Kontrola, V.60, nr 7, 2014, s. 474-476.)","journal-title":"Measurements, Automation, Control."},{"issue":"7","key":"32_CR20","first-page":"498","volume":"60","author":"V Salauyou","year":"2014","unstructured":"Salauyou, V., Gruszewski, M.: Hierarchical comparators \u2013 describe styles, synthesis results. Measurements, Automation, Control 60(7), 498\u2013500 (2014). (Salauyou V., Gruszewski M. Komparatory hierarchiczne \u2013 metody opisu, wyniki syntezy \/\/ Pomiary, Automatyka, Kontrola, V.60, nr 7, 2014, s. 498-500.)","journal-title":"Measurements, Automation, Control"},{"key":"32_CR21","volume-title":"User Guide","author":"Designing with Low-Level Primitives","year":"2007","unstructured":"Designing with Low-Level Primitives: User Guide. Altera Corporation, San Jose (2007)"},{"key":"32_CR22","unstructured":"Salauyou, V.: Bases of the hardware description language Verilog. Hot line-Telecom, Moscow (2014) (Co\u043bo\u0432\u044ce\u0432 B.B. Oc\u043do\u0432\u044b \u044f\u0437\u044b\u043aa \u043fpoe\u043a\u0442\u0438po\u0432a\u043d\u0438\u044f \u0446\u0438\u0444po\u0432o\u0439 a\u043f\u043fapa\u0442yp\u044b Verilog. - Moc\u043a\u0432a: \u0413op\u044f\u0447a\u044f \u043b\u0438\u043d\u0438\u044f-Te\u043be\u043ao\u043c, 2014. - 208 c.)"}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-24369-6_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T15:08:51Z","timestamp":1748617731000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-24369-6_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319243689","9783319243696"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-24369-6_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"30 October 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}