{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:11:37Z","timestamp":1748664697933,"version":"3.41.0"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319245942"},{"type":"electronic","value":"9783319245959"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-24595-9_11","type":"book-chapter","created":{"date-parts":[[2015,9,30]],"date-time":"2015-09-30T10:23:22Z","timestamp":1443608602000},"page":"149-161","source":"Crossref","is-referenced-by-count":3,"title":["Using Transactional Memory to Avoid Blocking in OpenMP Synchronization Directives"],"prefix":"10.1007","author":[{"given":"Lars","family":"Bonnichsen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Artur","family":"Podobas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,26]]},"reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"Afek, Y., Levy, A., Morrison, A.: Software-improved hardware lock elision. In: PODC, pp. 212\u2013221. ACM (2014)","DOI":"10.1145\/2611462.2611482"},{"issue":"1","key":"11_CR2","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/71.80120","volume":"1","author":"TE Anderson","year":"1990","unstructured":"Anderson, T.E.: The performance of spin lock alternatives for shared-money multiprocessors. IEEE Trans. Parallel Distrib. Syst. 1(1), 6\u201316 (1990)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"11_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1007\/978-3-319-11454-5_13","volume-title":"Using and Improving OpenMP for Devices, Tasks, and More","author":"H Bae","year":"2014","unstructured":"Bae, H., Cownie, J., Klemm, M., Terboven, C.: A user-guided locking API for the OpenMP* application program interface. In: DeRose, L., de Supinski, B.R., Olivier, S.L., Chapman, B.M., M\u00fcller, M.S. (eds.) IWOMP 2014. LNCS, vol. 8766, pp. 173\u2013186. Springer, Heidelberg (2014)"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Baek, W., Minh, C.C., Trautmann, M., Kozyrakis, C., Olukotun, K.: The opentm transactional application programming interface. In: 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007, pp. 376\u2013387. IEEE (2007)","DOI":"10.1109\/PACT.2007.4336227"},{"key":"11_CR5","unstructured":"Balart, J., Duran, A., Gonz\u00e0lez, M., Martorell, X., Ayguad\u00e9, E., Labarta, J.: Nanos mercurium: a research compiler for openmp. In: Proceedings of the European Workshop on OpenMP, vol. 8 (2004)"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Brown, T., Ellen, F., Ruppert, E.: A general technique for non-blocking trees. In: PPoPP, pp. 329\u2013342. ACM (2014)","DOI":"10.1145\/2692916.2555267"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Cain, H.W., Michael, M.M., Frey, B., May, C., Williams, D., Le, H.: Robust architectural support for transactional memory in the power architecture. In: ISCA, pp. 225\u2013236. ACM (2013)","DOI":"10.1145\/2508148.2485942"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Dice, D., Lev, Y., Moir, M., Nussbaum, D., Olszewski, M.: Early experience with a commercial hardware transactional memory implementation. Sun Microsystems, Inc., Technical report (2009)","DOI":"10.1145\/1508244.1508263"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Drachsler, D., Vechev, M.T., Yahav, E.: Practical concurrent binary search trees via logical ordering. In: PPoPP, pp. 343\u2013356. ACM (2014)","DOI":"10.1145\/2692916.2555269"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Duran, A., Teruel, X., Ferrer, R., Martorell, X., Ayguade, E.: Barcelona openmp tasks suite: A set of benchmarks targeting the exploitation of task parallelism in openmp. In: International Conference on Parallel Processing, ICPP 2009, pp. 124\u2013131. IEEE (2009)","DOI":"10.1109\/ICPP.2009.64"},{"key":"11_CR11","unstructured":"Intel: Programming with Intel Transactional Synchronization Extensions, June 2014"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Mart\u00ednez, J.F., Torrellas, J.: Speculative synchronization: applying thread-level speculation to explicitly parallel applications. In: ACM SIGOPS Operating Systems Review, vol. 36, pp. 18\u201329. ACM (2002)","DOI":"10.1145\/635508.605400"},{"issue":"3","key":"11_CR13","doi-asserted-by":"publisher","first-page":"326","DOI":"10.1007\/s10766-008-0073-6","volume":"36","author":"M Milovanovi\u0107","year":"2008","unstructured":"Milovanovi\u0107, M., Ferrer, R., Gajinov, V., Unsal, O.S., Cristal, A., Ayguad\u00e9, E., Valero, M.: Nebelung: execution environment for transactional openmp. Int. J. Parallel Prog. 36(3), 326\u2013346 (2008)","journal-title":"Int. J. Parallel Prog."},{"key":"11_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/978-3-540-69303-1_4","volume-title":"A Practical Programming Model for the Multi-Core Era","author":"M Milovanovi\u0107","year":"2008","unstructured":"Milovanovi\u0107, M., Ferrer, R., Unsal, O.S., Cristal, A., Martorell, X., Ayguad\u00e9, E., Labarta, J., Valero, M.: Transactional memory and OpenMP. In: Chapman, B., Zheng, W., Gao, G.R., Sato, M., Ayguad\u00e9, E., Wang, D. (eds.) IWOMP 2007. LNCS, vol. 4935, pp. 37\u201353. Springer, Heidelberg (2008)"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Moreshet, T., Bahar, R.I., Herlihy, M.: Energy reduction in multiprocessor systems using transactional memory. In: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, ISLPED 2005, pp. 331\u2013334. IEEE (2005)","DOI":"10.1145\/1077603.1077683"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Natarajan, A., Mittal, N.: Fast concurrent lock-free binary search trees. In: PPoPP, pp. 317\u2013328. ACM (2014)","DOI":"10.1145\/2692916.2555256"},{"key":"11_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1007\/978-3-319-11454-5_4","volume-title":"Using and Improving OpenMP for Devices, Tasks, and More","author":"A Podobas","year":"2014","unstructured":"Podobas, A., Brorsson, M., Vlassov, V.: TurboB\u0141YSK: scheduling for improved data-driven task performance with fast dependency resolution. In: DeRose, L., de Supinski, B.R., Olivier, S.L., Chapman, B.M., M\u00fcller, M.S. (eds.) IWOMP 2014. LNCS, vol. 8766, pp. 45\u201357. Springer, Heidelberg (2014)"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Pyla, H.K., Ribbens, C., Varadarajan, S.: Exploiting coarse-grain speculative parallelism. In: ACM SIGPLAN Notices, vol. 46, pp. 555\u2013574. ACM (2011)","DOI":"10.1145\/2076021.2048110"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Saha, B., Adl-Tabatabai, A.R., Hudson, R.L., Minh, C.C., Hertzberg, B.: Mcrt-stm: a high performance software transactional memory system for a multi-core runtime. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 187\u2013197. ACM (2006)","DOI":"10.1145\/1122971.1123001"},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"Sato, T., Ohno, K., Nakashima, H.: A mechanism for speculative memory accesses following synchronizing operations. In: Proceedings of the 14th International Parallel and Distributed Processing Symposium, IPDPS 2000, pp. 145\u2013154. IEEE (2000)","DOI":"10.1109\/IPDPS.2000.845976"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Wong, M., Ayguad\u00e9, E., Gottschlich, J., Luchangco, V., de Supinski, B.R., Bihari,\u00a0B., other members of the WG21 SG5 Transactional Memory Sub-Group: Towards transactional memory for OpenMP. In: DeRose, L., de Supinski, B.R., Olivier, S.L., Chapman, B.M., M\u00fcller, M.S. (eds.) IWOMP 2014. LNCS, vol. 8766, pp. 130\u2013145. Springer, Heidelberg (2014)","DOI":"10.1007\/978-3-319-11454-5_10"}],"container-title":["Lecture Notes in Computer Science","OpenMP: Heterogenous Execution and Data Movements"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-24595-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T21:36:55Z","timestamp":1748641015000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-24595-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319245942","9783319245959"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-24595-9_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}