{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T22:10:04Z","timestamp":1748643004893,"version":"3.41.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319252780"},{"type":"electronic","value":"9783319252797"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-25279-7_3","type":"book-chapter","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T21:22:53Z","timestamp":1443734573000},"page":"39-57","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design and Optimization of Multiple-Mesh Clock Network"],"prefix":"10.1007","author":[{"given":"Jinwook","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,25]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Shin, Y., Shin, K., Kenkare, P., Kashyap, R., Lee, H.J., Seo, D., Millar, B., Kwon, Y., Iyengar, R., Kim, M.S., Chowdhury, A., Bae, S.I., Hong, I., Jeong, W., Lindner, A., Cho, U., Hawkins, K., Son, J.C., Hwang, S.H.: 28nm high-k metal-gate heterogeneous quad-core CPUs for high-performance and energy-efficient mobile application processor. In: Proceedings of International Solid-State Circuits Conference, pp. 154\u2013155, February 2013","DOI":"10.1109\/ISSCC.2013.6487678"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Singh, T., Bell, J., Southard, S.: Jaguar: a next-generation low-power x86\u201364 core. In: Proceedings of International Solid-State Circuits Conference, pp. 52\u201353, February 2013","DOI":"10.1109\/ISSCC.2013.6487633"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Xu, K., Choy, C.S.: Low-power H.264\/AVC baseline decoder for portable applications. In: Proceedings of International Symposium on Low Power Electronics and Design, pp. 256\u2013261, August 2007","DOI":"10.1145\/1283780.1283835"},{"issue":"2","key":"3_CR4","doi-asserted-by":"publisher","first-page":"31:1","DOI":"10.1145\/2442087.2442102","volume":"18","author":"MR Guthaus","year":"2013","unstructured":"Guthaus, M.R., Wilke, G., Reis, R.: Revisiting automated physical synthesis of high-performance clock networks. ACM Trans. Design Autom. Electron. Syst. 18(2), 31:1\u201331:27 (2013)","journal-title":"ACM Trans. Design Autom. Electron. Syst."},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Chinnery, D.: High performance and low power design techniques for ASIC and custom in nanometer technologies. In: Proceeding of International Symposium on Physical Design, pp. 25\u201332, March 2013","DOI":"10.1145\/2451916.2451923"},{"key":"3_CR6","unstructured":"Cyclos: Clock design for SoCs with lower power and better specs. http:\/\/www.cyclos-semi.com"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Shim, S., Mo, M., Kim, S., Shin, Y.: Analysis and minimization of short-circuit current in mesh clock network. In: Proceedings of International Conference on Computer Design, pp. 459\u2013462, October 2013","DOI":"10.1109\/ICCD.2013.6657082"},{"key":"3_CR8","unstructured":"Ezroni, J.: Advanced dynamic power reduction techniques: XOR self-gating. White paper, April 2011"},{"key":"3_CR9","unstructured":"OpenCores. http:\/\/www.opencores.org"},{"issue":"12","key":"3_CR10","doi-asserted-by":"publisher","first-page":"1945","DOI":"10.1109\/TCAD.2010.2061130","volume":"29","author":"A Rajaram","year":"2010","unstructured":"Rajaram, A., Pan, D.Z.: MeshWorks: a comprehensive framework for optimized clock mesh network synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(12), 1945\u20131958 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"3_CR11","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TCAD.2011.2173491","volume":"31","author":"J Lu","year":"2012","unstructured":"Lu, J., Mao, X., Taskin, B.: Integrated clock mesh synthesis with incremental register placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(2), 217\u2013227 (2012)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Wilke, G., Reis, R.: Non-uniform clock mesh optimization with linear programming buffer insertion. In: Proceedings of Design Automation Conference, pp. 74\u201379 (2010)","DOI":"10.1145\/1837274.1837295"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Lu, J., Mao, X., Taskin, B.: Clock mesh synthesis with gated local trees and activity driven register clustering. In: Proceedings of International Conference on Computer-Aided Design, pp. 691\u2013697, April 2012","DOI":"10.1145\/2429384.2429536"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Wilke, G.R.: Design and analysis of \u201ctree+local meshes\u201d clock architecture. In: Proceedings of International Symposium on Quality Electronic Design, pp. 165\u2013170, March 2007","DOI":"10.1109\/ISQED.2007.56"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Jung, J., Lee, D., Shin, Y.: Design and optimization of multiple-mesh clock network. In: Proceedings of International Conference on VLSI and System-on-Chip, pp. 171\u2013176, October 2014","DOI":"10.1109\/VLSI-SoC.2015.7380111"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Internet of Things Foundations"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-25279-7_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T21:54:22Z","timestamp":1748642062000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-25279-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319252780","9783319252797"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-25279-7_3","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"25 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}