{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T07:29:08Z","timestamp":1750750148443,"version":"3.41.0"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319252780"},{"type":"electronic","value":"9783319252797"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-25279-7_6","type":"book-chapter","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T21:22:53Z","timestamp":1443734573000},"page":"95-109","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["8T-SRAM cell with Improved Read and Write Margins in 65 nm CMOS Technology"],"prefix":"10.1007","author":[{"given":"Farshad","family":"Moradi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Tohidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behzad","family":"Zeinali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens K.","family":"Madsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,25]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Horowitz, M.: Scaling, power, and the future of MOS. In: IEDM Technical Digest, pp. 9\u201315, December 2005","DOI":"10.1109\/IEDM.2005.1609253"},{"issue":"12","key":"6_CR2","doi-asserted-by":"publisher","first-page":"4241","DOI":"10.1109\/TED.2011.2169678","volume":"58","author":"F Moradi","year":"2011","unstructured":"Moradi, F., Gupta, S.K., Panagopoulos, G., Wisland, D.T., Mahmoodi, H., Roy, K.: Asymmetrically doped FinFETs for low-power robust SRAMs. IEEE Trans. Electron Devices 58(12), 4241\u20134249 (2011)","journal-title":"IEEE Trans. Electron Devices"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Collaert, N., De Keersgieter, A., Dixit, A., Ferain, I., Lai, L.-S., Lenoble, D., Mercha, A., Nackaerts, A., Pawlak, B.J., Rooyackers, R., Schulz, T., Sar, K.T., Son, N.J., Van Dal, M.J.H., Verheyen, P., von Arnim, K., Witters, L., De, M., Biesemans, S., Jurczak, M.: Multi-gate devices for the 32\u00a0nm technology node and beyond. In: Proceedings of 37th ESSDERC, pp. 143\u2013146, 11\u201313 September 2007","DOI":"10.1109\/ESSDERC.2007.4430899"},{"issue":"8","key":"6_CR4","doi-asserted-by":"publisher","first-page":"2037","DOI":"10.1109\/TED.2012.2199759","volume":"59","author":"AB Sachid","year":"2012","unstructured":"Sachid, A.B., Hu, C.: Denser and more stable SRAM using FinFETs with multiple fin heights. IEEE Trans. Electron Devices 59(8), 2037\u20132041 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"6_CR5","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1109\/TVLSI.2009.2028028","volume":"19","author":"SA Tawfik","year":"2011","unstructured":"Tawfik, S.A., Kursun, V.: Multi-threshold voltage FinFET sequential circuits. IEEE Trans. VLSI Syst. 19(1), 151\u2013156 (2011)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"6_CR6","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/JSSC.2007.908005","volume":"43","author":"N Verma","year":"2008","unstructured":"Verma, N., Chandrakasan, A.: A 256\u00a0kb 65\u00a0nm 8T subthreshold SRAM employing sense-amplifier redundancy. IEEE J. Solid-State Circuits 43(1), 141\u2013149 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"6_CR7","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/TCSII.2006.877276","volume":"54","author":"RE Aly","year":"2007","unstructured":"Aly, R.E., Bayoumi, M.A.: Low-power cache design using 7T SRAM cell. IEEE Trans. Circuits Syst. II, Exp. Briefs 54(4), 318\u2013322 (2007)","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Madiwalar, B., Kariyappa, B.S.: Single bit-line 7T SRAM cell for low power and high SNM. In: International Multi-Conference on iMac4s, pp. 223\u2013228, March 2013","DOI":"10.1109\/iMac4s.2013.6526412"},{"issue":"20","key":"6_CR9","doi-asserted-by":"publisher","first-page":"1260","DOI":"10.1049\/el.2012.2612","volume":"48","author":"L Wen","year":"2012","unstructured":"Wen, L., Li, Z., Li, Y.: Differential-read 8T SRAM cell with tunable access and pull-down transistors. Electron. Lett. 48(20), 1260\u20131261 (2012)","journal-title":"Electron. Lett."},{"issue":"6","key":"6_CR10","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/JSSC.2012.2187474","volume":"47","author":"MH Tu","year":"2012","unstructured":"Tu, M.H., Lin, J.-Y., Tsai, M.-C., Lu, C.-Y., Lin, Y.-J., Wang, M.-H., Huang, H.-S., Lee, K.-D., Shih, W.-C., Jou, S.-J., Chuang, C.-T.: A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing. IEEE J. Solid-State Circuits 47(6), 1469\u20131482 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"6_CR11","doi-asserted-by":"publisher","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","volume":"44","author":"IJ Chang","year":"2009","unstructured":"Chang, I.J., Kim, J., Park, S.P., Roy, K.: A 32\u00a0kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90\u00a0nm CMOS. IEEE J. Solid State Circuits 44(2), 650\u2013658 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Moradi, F., Wisland, D.T., Aunet, S., Mahmoodi, H., Tuan Vu, C.: 65\u00a0nm sub-threshold 11T-SRAM for ultra-low voltage applications. In: SOC Conference, IEEE International, pp. 113\u2013118 (2008)","DOI":"10.1109\/SOCC.2008.4641491"},{"key":"6_CR13","doi-asserted-by":"publisher","first-page":"1673","DOI":"10.1109\/JSSC.2006.873215","volume":"41","author":"BH Calhoun","year":"2006","unstructured":"Calhoun, B.H., Chandrakasan, A.P.: Static noise margin variation for sub-threshold SRAM in 65\u00a0nm CMOS. IEEE J. Solid-State Circuits 41, 1673\u20131679 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Moradi, F., Madsen, J.K.: Robust subthreshold 7T-SRAM cell for low-power applications. In: IEEE Midwest Symposium on Circuits and Systems (MWSCAS), pp. 893, 896, 3\u20136 August 2014","DOI":"10.1109\/MWSCAS.2014.6908559"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Moradi, F., Madsen, J.K.: Improved read and write margins using a novel 8T-SRAM cell. In: International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1, 5, 6\u20138 October 2014","DOI":"10.1109\/VLSI-SoC.2014.7004186"},{"key":"6_CR16","doi-asserted-by":"crossref","unstructured":"Moradi, F., Wisland, D.T., Mahmoodi, H., Berg, Y., Cao, T.V.: New SRAM design using body bias technique for ultra-low power applications. In: 11th International Symposium on Quality Electronic Design (ISQED), pp. 468, 471, 22\u201324 March 2010","DOI":"10.1109\/ISQED.2010.5450536"},{"key":"6_CR17","doi-asserted-by":"publisher","first-page":"1556","DOI":"10.1016\/j.mejo.2014.09.006","volume":"45","author":"H Farkhani","year":"2014","unstructured":"Farkhani, H., Peiravi, A., Moradi, F.: A new asymmetric 6T SRAM cell with a write assist technique in 65\u00a0nm CMOS technology. Microelectronics Journal 45, 1556\u20131565 (2014)","journal-title":"Microelectronics Journal"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Moradi, F., Madsen, J.K.: Improved read and write margins using a novel 8T-SRAM cell. In: 2014 22nd International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1, 5, 6\u20138 October 2014","DOI":"10.1109\/VLSI-SoC.2014.7004186"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Nalam, S., Chandra, V., Pietrzyk, C., Aitken, R., Calhoun, B.: Asymmetric 6T SRAM with two-phase write and split bitline differential sensing for low voltage operation. In: Proceedings 11th International Symposium Quality Electronic Design (ISQED), pp. 139\u2013146, March 2010","DOI":"10.1109\/ISQED.2010.5450400"},{"key":"6_CR20","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"Seevinck, E., List, F.J., Lohstroh, J.: Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits 22, 748\u2013754 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Wang, J., Nalam, S., Calhoun, B.H.: Analyzing static and dynamic write margin for nanometer SRAMs. In: Proceedings of International Symposium Low Power Electron. Design, pp. 129\u2013134, New York (2008)","DOI":"10.1145\/1393921.1393954"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Internet of Things Foundations"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-25279-7_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,30]],"date-time":"2025-05-30T21:54:21Z","timestamp":1748642061000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-25279-7_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319252780","9783319252797"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-25279-7_6","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"25 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}