{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:02Z","timestamp":1748751002144,"version":"3.41.0"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319259444"},{"type":"electronic","value":"9783319259451"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-25945-1_13","type":"book-chapter","created":{"date-parts":[[2015,11,7]],"date-time":"2015-11-07T03:20:37Z","timestamp":1446866437000},"page":"211-223","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Test-Data Generation for Testing Parallel Real-Time Systems"],"prefix":"10.1007","author":[{"given":"Muhammad Waqar","family":"Aziz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Syed Abdul Baqi","family":"Shah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,8]]},"reference":[{"key":"13_CR1","unstructured":"Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Design of Systems with Predictable Behaviour (2004)"},{"issue":"2","key":"13_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"13_CR3","unstructured":"Calandrino, J.M., Anderson, J.H., Baumberger, D.P.: A hybrid real-time scheduling approach for large-scale multicore platforms. In: 19th Euromicro Conference on Real-Time Systems, 2007, ECRTS 2007, pp. 247\u2013258, IEEE (2007)"},{"issue":"1","key":"13_CR4","doi-asserted-by":"crossref","first-page":"12","DOI":"10.5626\/JCSE.2012.6.1.12","volume":"6","author":"Y Ding","year":"2012","unstructured":"Ding, Y., Zhang, W.: Multicore-aware code co-positioning to reduce wcet on dual-core processors with shared instruction caches. JCSE 6(1), 12\u201325 (2012)","journal-title":"JCSE"},{"key":"13_CR5","unstructured":"Gross, H.G.: An evaluation of dynamic, optimisation-based worst-case execution time analysis. In: Proceedings of the International Conference on Information Technology: Prospects and Challenges in the 21st Century, Kathmandu, Nepal (2003)"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Guan, N., Stigge, M., Yi, W., Yu, G.: Cache-aware scheduling and analysis for multicores. In: Proceedings of the Seventh ACM International Conference on Embedded Software, pp. 245\u2013254, ACM (2009)","DOI":"10.1145\/1629335.1629369"},{"key":"13_CR7","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The m\u00e4lardalen wcet benchmarks: past, present and future. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)"},{"key":"13_CR8","unstructured":"Gustavsson, A., Ermedahl, A., Lisper, B., Pettersson, P.: Towards wcet analysis of multicore architectures using uppaal. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)"},{"key":"13_CR9","unstructured":"Gustavsson, A., Gustafsson, J., Lisper, B.: Toward static timing analysis of parallel software. In: OASIcs-OpenAccess Series in Informatics, vol. 23, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2012)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: a free, commercially representative embedded benchmark suite. In: 2001 IEEE International Workshop on Workload Characterization 2001, WWC-4, pp. 3\u201314, IEEE (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"13_CR11","unstructured":"Heckmann, R., Ferdinand, C.: Worst-case execution time prediction by static program analysis. In: 18th International Parallel and Distributed Processing Symposium (IPDPS 2004), pp. 26\u201330, IEEE Computer Society (2004)"},{"key":"13_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1007\/978-3-642-33675-1_10","volume-title":"Computer Safety, Reliability, and Security","author":"D K\u00e4stner","year":"2012","unstructured":"K\u00e4stner, D., Schlickling, M., Pister, M., Cullmann, C., Gebhard, G., Heckmann, R., Ferdinand, C.: Meeting real-time requirements with multi-core processors. In: Ortmeier, F., Daniel, P. (eds.) SAFECOMP Workshops 2012. LNCS, vol. 7613, pp. 117\u2013131. Springer, Heidelberg (2012)"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Khan, U., Bate, I.: Wcet analysis of modern processors using multi-criteria optimisation. In: 2009 1st International Symposium on Search Based Software Engineering, pp. 103\u2013112, IEEE (2009)","DOI":"10.1109\/SSBSE.2009.20"},{"key":"13_CR14","unstructured":"Liang, Y., Iqbal, S.M.Z.: OpenMPBench-an open-source benchmark for multiprocessor based embedded systems. Ph.D. thesis, Master thesis report MCS-2010: 02, School of Computing, Blekinge Institute of Technology, Sweden (2010)"},{"issue":"6","key":"13_CR15","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1007\/s11241-012-9160-2","volume":"48","author":"Y Liang","year":"2012","unstructured":"Liang, Y., Ding, H., Mitra, T., Roychoudhury, A., Li, Y., Suhendra, V.: Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Syst. 48(6), 638\u2013680 (2012)","journal-title":"Real-Time Syst."},{"key":"13_CR16","unstructured":"Ozaktas, H., Rochange, C., Sainrat, P.: Automatic wcet analysis of real-time parallel applications. In: OASIcs-OpenAccess Series in Informatics, vol. 30, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2013)"},{"issue":"1","key":"13_CR17","first-page":"9","volume":"10","author":"C Pitter","year":"2010","unstructured":"Pitter, C., Schoeberl, M.: A real-time java chip-multiprocessor. ACM Trans. Embed. Comput. Syst. (TECS) 10(1), 9 (2010)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"13_CR18","unstructured":"Potop-Butucaru, D., Puaut, I., et al.: Integrated worst-case response time evaluation of multicore non-preemptive applications (2013)"},{"key":"13_CR19","unstructured":"Rochange, C., Bonenfant, A., Sainrat, P., Gerdes, M., Wolf, J., Ungerer, T., Petrov, Z., Mikulu, F.: Wcet analysis of a parallel 3D multigrid solver executed on the merasa multi-core. In: OASIcs-OpenAccess Series in Informatics, vol. 15, Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Rosen, J., Andrei, A., Eles, P., Peng, Z.: Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In: 28th IEEE International Real-Time Systems Symposium 2007, RTSS 2007, pp. 49\u201360, IEEE (2007)","DOI":"10.1109\/RTSS.2007.24"},{"key":"13_CR21","unstructured":"Supercomputing, B.: Merasa: multicore execution of hard real-time applications supporting analyzability (2010)"},{"issue":"3","key":"13_CR22","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1023\/A:1011132221066","volume":"21","author":"J Wegener","year":"2001","unstructured":"Wegener, J., Mueller, F.: A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Syst. 21(3), 241\u2013268 (2001)","journal-title":"Real-Time Syst."},{"issue":"2","key":"13_CR23","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1023\/A:1018551716639","volume":"6","author":"J Wegener","year":"1997","unstructured":"Wegener, J., Sthamer, H., Jones, B.F., Eyres, D.E.: Testing real-time systems using genetic algorithms. Softw. Qual. J. 6(2), 127\u2013135 (1997)","journal-title":"Softw. Qual. J."},{"issue":"3","key":"13_CR24","first-page":"36","volume":"7","author":"R Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., et al.: The worst-case execution-time problem\u2013overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst. (TECS) 7(3), 36 (2008)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"13_CR25","unstructured":"Wu, L., Zhang, W.: Bounding worst-case execution time for multicore processors through model checking. In: Proceedings of 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), Work-in-Progress Session, pp. 17\u201320 (2010)"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Yan, J., Zhang, W.: Wcet analysis for multi-core processors with shared l2 instruction caches. In: IEEE Real-Time and Embedded Technology and Applications Symposium 2008, RTAS 2008, pp. 80\u201389, IEEE (2008)","DOI":"10.1109\/RTAS.2008.6"},{"key":"13_CR27","unstructured":"Yip, E., Roop, P.S., Biglari-Abhari, M.: Predictable parallel programming using PRET-C. Faculty of Engineering, University of Auckland (2010)"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Yip, E., Roop, P.S., Biglari-Abhari, M., Girault, A.: Programming and timing analysis of parallel programs on multicores. In: 2013 13th International Conference on Application of Concurrency to System Design (ACSD), pp. 160\u2013169, IEEE (2013)","DOI":"10.1109\/ACSD.2013.19"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Zhang, W., Yan, J.: Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches. In: 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications 2009, RTCSA 2009, pp. 455\u2013463, IEEE (2009)","DOI":"10.1109\/RTCSA.2009.55"}],"container-title":["Lecture Notes in Computer Science","Testing Software and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-25945-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T10:24:13Z","timestamp":1748687053000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-25945-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319259444","9783319259451"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-25945-1_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"8 November 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}