{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:01:41Z","timestamp":1771696901120,"version":"3.50.1"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319262864","type":"print"},{"value":"9783319262871","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-26287-1_16","type":"book-chapter","created":{"date-parts":[[2015,10,26]],"date-time":"2015-10-26T05:44:58Z","timestamp":1445838298000},"page":"259-275","source":"Crossref","is-referenced-by-count":4,"title":["FudgeFactor: Syntax-Guided Synthesis for Accurate RTL Error Localization and Correction"],"prefix":"10.1007","author":[{"given":"Andrew","family":"Becker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Djordje","family":"Maksimovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Ewaida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barbara","family":"Jobstmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,11,28]]},"reference":[{"issue":"6","key":"16_CR1","first-page":"1564","volume":"64","author":"B Alizadeh","year":"2015","unstructured":"Alizadeh, B., Behnam, P., Sadeghi-Kohan, S.: A scalable formal debugging approach with auto-correction capability based on static slicing and dynamic ranking for RTL datapath designs. IEEE Trans. Comput. 64(6), 1564\u20131578 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Alur, R., Bodik, R., Juniwal, G., Martin, M.M.K., Raghothaman, M., Seshia, S.A., Singh, R., Solar-Lezama, A., Torlak, E., Udupa, A.: Syntax-guided synthesis. In: Proceedings of the 13th Conference on Formal Methods in Computer-Aided Design, Portland, OR, pp. 1\u20138, October 2013","DOI":"10.1109\/FMCAD.2013.6679385"},{"key":"16_CR3","first-page":"30","volume":"2","author":"R Bloem","year":"2002","unstructured":"Bloem, R., Wotawa, F.: Verification and fault localization in VHDL programs. J. Telematics Eng. Soc. 2, 30\u201333 (2002)","journal-title":"J. Telematics Eng. Soc."},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Chang, K.H., Markov, I., Bertacco, V.: Fixing design errors with counterexamples and resynthesis. In: Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, Japan, pp. 944\u2013949, January 2007","DOI":"10.1109\/ASPDAC.2007.358111"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Chang, K.H., Wagner, I., Bertacco, V., Markov, I.: Automatic error diagnosis and correction for RTL designs. In: Proceedings of the High Level Design Validation and Test Workshop, Irvine, CA, pp. 65\u201372, November 2007","DOI":"10.1109\/HLDVT.2007.4392789"},{"key":"16_CR6","unstructured":"Chung, P.Y., Hajj, I.N.: ACCORD: Automatic catching and correction of logic design errors in combinational circuits. In: Proceedings of the International Test Conference, Baltimore, MD, pp. 742\u2013751, September 1992"},{"issue":"3","key":"16_CR7","doi-asserted-by":"publisher","first-page":"320","DOI":"10.1109\/92.311641","volume":"2","author":"PY Chung","year":"1994","unstructured":"Chung, P.Y., Wang, Y.M., Hajj, I.N.: Logic design error diagnosis and correction. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2(3), 320\u2013332 (1994)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Debroy, V., Wong, W.E.: Using mutation to automatically suggest fixes for faulty programs. In: Proceedings of the Third International Conference on Software Testing, Verification and Validation, pp. 65\u201374, April 2010","DOI":"10.1109\/ICST.2010.66"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Foster, H.: Trends in functional verification: a 2014 industry study. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136, June 2015","DOI":"10.1145\/2744769.2744921"},{"key":"16_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1007\/11513988_23","volume-title":"Computer Aided Verification","author":"B Jobstmann","year":"2005","unstructured":"Jobstmann, B., Griesmayer, A., Bloem, R.: Program repair as a game. In: Etessami, K., Rajamani, S.K. (eds.) CAV 2005. LNCS, vol. 3576, pp. 226\u2013238. Springer, Heidelberg (2005)"},{"key":"16_CR11","unstructured":"Mahler, J.: A MIPS CPU written in Verilog. https:\/\/github.com\/jmahler\/mips-cpu . Accessed 24 April 2015"},{"key":"16_CR12","unstructured":"OpenCores: Opencores database. http:\/\/www.opencores.org"},{"issue":"1","key":"16_CR13","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2006.5","volume":"23","author":"B Peischl","year":"2006","unstructured":"Peischl, B., Wotawa, F.: Automated source level error localization in hardware designs. J. IEEE Des. Test Comput. 23(1), 8\u201319 (2006)","journal-title":"J. IEEE Des. Test Comput."},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Singh, R., Gulwani, S., Solar-Lezama, A.: Automated feedback generation for introductory programming assignments. In: Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation, Seattle, WA, pp. 15\u201326, June 2013","DOI":"10.1145\/2491956.2462195"},{"issue":"10","key":"16_CR15","doi-asserted-by":"publisher","first-page":"1606","DOI":"10.1109\/TCAD.2005.852031","volume":"24","author":"A Smith","year":"2005","unstructured":"Smith, A., Veneris, A., Ali, M.F., Viglas, A.: Fault diagnosis and logic debugging using Boolean satisfiability. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. CAD 24(10), 1606\u20131621 (2005)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. CAD"},{"key":"16_CR16","unstructured":"Lezama, A.S.: Program synthesis by sketching. Ph.D. thesis, UC Berkeley, December 2008. http:\/\/eecs.berkeley.edu\/Pubs\/TechRpts\/2008\/EECS-2008-177.html"},{"issue":"2","key":"16_CR17","doi-asserted-by":"publisher","first-page":"441","DOI":"10.1016\/j.jcss.2011.05.005","volume":"78","author":"S Staber","year":"2012","unstructured":"Staber, S., Jobstmann, B., Bloem, R.: Finding and fixing faults. J. Comput. Syst. Sci. 78(2), 441\u2013460 (2012)","journal-title":"J. Comput. Syst. Sci."},{"key":"16_CR18","unstructured":"Wolf, C., Glaser, J., Kepler, J.: Yosys - a free Verilog synthesis suite. In: Proceedings of 21st Austrian Workshop on Microelectronics, Linz, Austria, October 2013"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-26287-1_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:13:16Z","timestamp":1748664796000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-26287-1_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319262864","9783319262871"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-26287-1_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}