{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:46Z","timestamp":1748751046136,"version":"3.41.0"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319271187"},{"type":"electronic","value":"9783319271194"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-27119-4_14","type":"book-chapter","created":{"date-parts":[[2015,11,16]],"date-time":"2015-11-16T04:39:29Z","timestamp":1447648769000},"page":"199-213","source":"Crossref","is-referenced-by-count":1,"title":["HVCRouter: Energy Efficient Network-on-Chip Router with Heterogeneous Virtual Channels"],"prefix":"10.1007","author":[{"given":"Ji","family":"Wu","sequence":"first","affiliation":[]},{"given":"Xiangke","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Dezun","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Cunlu","family":"Li","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,12,16]]},"reference":[{"issue":"5","key":"14_CR1","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/MM.2007.4378783","volume":"27","author":"Y Hoskote","year":"2007","unstructured":"Hoskote, Y., Vangal, S., Singh, A., Borkar, N., Borkar, S.: A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27(5), 51\u201361 (2007)","journal-title":"IEEE Micro"},{"issue":"2","key":"14_CR2","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H., Johnson, P., Lee, J.-W., Lee, W., Ma, A., Saraf, A., Seneski, M., Shnidman, N., Strumpen, V., Frank, M., Amarasinghe, S., Agarwal, A.: The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro 22(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Kim, J.S., Taylor, M.B., Miller, J., Wentzlaff, D.: Energy characterization of a tiled architecture processor with on-chip networks. In: Proceedings of the 2003 International Symposium on Low Power Electronics and Design, ser. ISLPED 2003, pp. 424\u2013427. ACM, New York, NY, USA (2003)","DOI":"10.1145\/871604.871610"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Thousand core chips: a technology perspective. In: Proceedings of the 44th Annual Design Automation Conference, ser. DAC 2007, pp. 746\u2013749. ACM, New York, NY, USA (2007)","DOI":"10.1109\/DAC.2007.375263"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Jafri, S.A.R., Hong, Y.-J., Thottethodi, M., Vijaykumar, T.N.: Adaptive flow control for robust performance and energy. In: Proceedings of the 2010 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO \u201943, pp. 433\u2013444. IEEE Computer Society, Washington, DC, USA (2010)","DOI":"10.1109\/MICRO.2010.48"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Moscibroda, T., Mutlu, O.: A case for bufferless routing in on-chip networks. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, ser. ISCA 2009, pp. 196\u2013207. ACM, New York, NY, USA (2009)","DOI":"10.1145\/1555754.1555781"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Kim, G., Kim, J., Yoo, S.: Flexibuffer: reducing leakage power in on-chip network routers. In: Proceedings of the 48th Design Automation Conference, ser. DAC 2011, pp. 936\u2013941. ACM, New York, USA (2011)","DOI":"10.1145\/2024724.2024932"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Hayenga, M., Jerger, N.E., Lipasti, M.: Scarab: a single cycle adaptive routing and bufferless network. In: Proceedings of the 42Nd Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO 42, pp. 244\u2013254. ACM, New York, NY, USA (2009)","DOI":"10.1145\/1669112.1669144"},{"key":"14_CR9","volume-title":"Principles and Practices of Interconnection Networks","author":"WJ Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Jiang, N., Becker, D.U., Michelogiannakis, G., Balfour, J., Towles, B., Kim, J., Dally, W.J.: A detailed and flexible cycle-accurate network-on-chip simulator. In: Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software (2013)","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Sun, C., Chen, C.-H.O., Kurian, G., Wei, L., Miller, J., Agarwal, A., Peh, L.-S., Stojanovic, V.: Dsent - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: Proceedings of the 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, ser. NOCS 2012, pp. 201\u2013210. IEEE Computer Society, Washington, DC, USA (2012)","DOI":"10.1109\/NOCS.2012.31"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Badr, M., Jerger, N.E.: Synfull: synthetic traffic models capturing cache coherent behaviour. In: Proceeding of the 41st Annual International Symposium on Computer Architecuture, ser. ISCA 2014, pp. 109\u2013120. IEEE Press, Piscataway, NJ, USA (2014)","DOI":"10.1109\/ISCA.2014.6853236"},{"key":"14_CR13","unstructured":"Bienia, C.: Benchmarking modern multiprocessors. Ph.D. dissertation, aAI3445564, Princeton, NJ, USA (2011)"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The splash-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, ser. ISCA 1995, pp. 24\u201336. ACM, New York, USA (1995)","DOI":"10.1145\/223982.223990"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Michelogiannakis, G., Shalf, J.: Variable-width datapath for on-chip network static power reduction. In: Proceedings of the 2014 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, ser. NOCS 2014, pp. 96\u2013103. IEEE Computer Society, Washington, DC, USA (2014)","DOI":"10.1109\/NOCS.2014.7008767"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Chen, L., Pinkston, T.M.: Nord: node-router decoupling for effective power-gating of on-chip routers. In: Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, ser. MICRO-45, pp. 270\u2013281. IEEE Computer Society, Washington, DC, USA (2012)","DOI":"10.1109\/MICRO.2012.33"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Parikh, R., Das, R., Bertacco, V.: Power-aware nocs through routing and topology reconfiguration. In: Proceedings of the 51st Annual Design Automation Conference, ser. DAC 2014, pp. 162:1\u2013162:6. ACM, New York, NY, USA (2014)","DOI":"10.1109\/DAC.2014.6881489"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Matsutani, H., Koibuchi, M., Wang, D., Amano, H.: Run-time power gating of on-chip routers using look-ahead routing. In: Proceedings of the 2008 Asia and South Pacific Design Automation Conference, ser. ASP-DAC 2008, pp. 55\u201360. IEEE Computer Society Press, Los Alamitos, CA, USA (2008)","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Chen, L., Zhu, D., Pedram, M., Pinkston, T.M.: Power punch: towards non-blocking power-gating of noc routers. In: Proceedings of the 2015 IEEE 21th International Symposium on High Performance Computer Architecture (HPCA), ser. HPCA 2015. IEEE Computer Society, Washington, DC, USA (2015)","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Samih, A., Wang, R., Krishna, A., Maciocco, C., Tai, C., Solihin, Y.: Energy-efficient interconnect via router parking. In: Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), ser. HPCA 2013. IEEE Computer Society, Washington, DC, USA (2013)","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Yue, D.Z.T.M.P.S., Chen, L., Pedram, M.: Smart butterfly: reducing static power dissipation of network-on-chip with core-state-awareness. In: Proceedings of the 2014 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), pp. 311\u2013314 (2014)","DOI":"10.1145\/2627369.2627663"},{"key":"14_CR22","doi-asserted-by":"crossref","unstructured":"Chen, L., Zhao, L., Wang, R., Pinkston, T.M.: MP3: minimizing performancepenalty for power-gating of clos network-on-chip. In: 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, pp. 296\u2013307. IEEE Computer Society, Orlando, FL, USA, 15\u201319 Feb 2014","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Balfour, J., Dally, W.J.: Design tradeoffs for tiled cmp on-chip networks. In: Proceedings of the 20th Annual International Conference on Supercomputing, ser. ICS 2006, pp. 187\u2013198. ACM, New York, NY, USA (2006)","DOI":"10.1145\/1183401.1183430"},{"key":"14_CR24","doi-asserted-by":"crossref","unstructured":"Das, R., Narayanasamy, S., Satpathy, S.K., Dreslinski, R.G.: Catnap: energy proportional multiple network-on-chip. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, ser. ISCA 2013, pp. 320\u2013331. ACM, New York, NY, USA (2013)","DOI":"10.1145\/2485922.2485950"},{"key":"14_CR25","doi-asserted-by":"crossref","unstructured":"Mishra, A.K., Mutlu, O., Das, C.R.: A heterogeneous multiple network-on-chip design: an application-aware approach. In: The 50th Annual Design Automation Conference 2013, DAC 2013, p. 36. Austin, TX, USA, May 29\u2013June 07 2013","DOI":"10.1145\/2463209.2488779"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Bokhari, H., Javaid, H., Shafique, M., Henkel, J., Parameswaran, S.: Darknoc: designing energy-efficient network-on-chip with multi-vt cells for dark silicon. In: Proceedings of the 51st Annual Design Automation Conference, ser. DAC 2014, pp. 161:1\u2013161:6. ACM, New York, NY, USA 2014","DOI":"10.1145\/2593069.2593117"},{"key":"14_CR27","doi-asserted-by":"crossref","unstructured":"Fallin, C., Nazario, G., Yu, X., Chang, K., Ausavarungnirun, R., Mutlu, O.: Minbd: minimally-buffered deflection routing for energy-efficient interconnect. In: Proceedings of the 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, ser. NOCS 2012, pp. 1\u201310. IEEE Computer Society, Washington, DC, USA (2012)","DOI":"10.1109\/NOCS.2012.8"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-27119-4_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T11:59:26Z","timestamp":1748692766000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-27119-4_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319271187","9783319271194"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-27119-4_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}