{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:46Z","timestamp":1748751046507,"version":"3.41.0"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319271187"},{"type":"electronic","value":"9783319271194"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-27119-4_8","type":"book-chapter","created":{"date-parts":[[2015,11,16]],"date-time":"2015-11-16T04:39:29Z","timestamp":1447648769000},"page":"103-118","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Study on Non-volatile 3D Stacked Memory for Big Data Applications"],"prefix":"10.1007","author":[{"given":"Cheng","family":"Qian","sequence":"first","affiliation":[]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,12,16]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Huang, S., Huang, J.: The HiBench benchmark suite: characterization of the MapReduce-based data analysis. In: IEEE 26th ICDEW, pp. 41\u201351 (2010)","DOI":"10.1109\/ICDEW.2010.5452747"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Ferdman, M., Adileh, A.: Clearing the clouds: a study of emerging scale-out workloads on modern hardware. In: ASPLOS XVII, pp. 37\u201348 (2012)","DOI":"10.1145\/2248487.2150982"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Chhetri, M.B., Chichin, S., Vo, Q.B., et al.: Smart CloudBench - automated performance benchmarking of the cloud. In: IEEE Sixth International Conference on Cloud Computing (CLOUD), pp. 414\u2013421 (2013)","DOI":"10.1109\/CLOUD.2013.7"},{"issue":"4","key":"8_CR4","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1007\/s11704-012-2118-7","volume":"6","author":"C Luo","year":"2012","unstructured":"Luo, C., Zhan, J., Jia, Z., Wang, L., et al.: CloudRank-D: benchmarking and ranking cloud computing systems for data processing applications. Front. Comput. Sci. 6(4), 347\u2013362 (2012)","journal-title":"Front. Comput. Sci."},{"key":"8_CR5","unstructured":"DCBench: a Benchmark Suite for Data Center Workloads. http:\/\/prof.ict.ac.cn\/DCBench\/"},{"issue":"1","key":"8_CR6","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1145\/2189750.2150982","volume":"40","author":"M Ferdman","year":"2012","unstructured":"Ferdman, M., Adileh, A., Kocberber, O., et al.: Clearing the clouds: a study of emerging scale-out workloads on modern hardware. ACM SIGARCH Comput. Archit. News 40(1), 37\u201348 (2012). ACM","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Lotfi-Kamran, P., Grot, B., Ferdman, M., et al.: Scale-out processors. In: Proceedings of the 39th International Symposium on Computer Architecture (ISCA) (2012)","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"8_CR8","unstructured":"Tsai, Y.-F., Xie, Y., Vijaykrishnan, N., Irwin, M.J.: Three-dimensional cache design exploration using 3DCacti. In: ICCD (2005)"},{"key":"8_CR9","unstructured":"Puttaswamy, K., Loh, G.H.: Implementing caches in a 3D technology for high performance processors. In: ICCD (2005)"},{"key":"8_CR10","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MC.2011.18","volume":"44","author":"P Ranganathan","year":"2011","unstructured":"Ranganathan, P.: From microprocessors to nanostores: rethinking data centric systems. Computer 44, 39\u201348 (2011)","journal-title":"Computer"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Chang, J., Ranganathan, P., Mudge, T., et al.: A limits study of benefits from nanostore-based future data-centric system architectures. In: Proceedings of the 9th Conference on Computing Frontiers, pp. 33\u201342. ACM (2012)","DOI":"10.1145\/2212908.2212915"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Guthmuller, E., Miro-Panades, I., Greiner, A.: Adaptive stackable 3D cache architecture for many-cores. In: 2012 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 39\u201344. IEEE (2012)","DOI":"10.1109\/ISVLSI.2012.36"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Guthmuller, E., MiroPanades, I., Greiner, A.: Architectural exploration of a fine-grained 3D cache for high performance in a manycore context. In: 2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC), pp. 302\u2013307. IEEE (2013)","DOI":"10.1109\/VLSI-SoC.2013.6673297"},{"issue":"4\/5","key":"8_CR14","doi-asserted-by":"publisher","first-page":"529","DOI":"10.1147\/rd.524.0529","volume":"52","author":"SK Lai","year":"2008","unstructured":"Lai, S.K.: Flash memories: successes and challenges. IBM J. Res. Devel. 52(4\/5), 529\u2013535 (2008)","journal-title":"IBM J. Res. Devel."},{"issue":"1","key":"8_CR15","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/L-CA.2011.4","volume":"10","author":"P Rosenfeld","year":"2011","unstructured":"Rosenfeld, P., Cooper-Balis, E., Jacob, B.: Dramsim2: a cycle accurate memory system simulator. Comput. Archit. Lett. 10(1), 16\u201319 (2011)","journal-title":"Comput. Archit. Lett."},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Kim, Y., Tauras, B., Gupta, A., et al.: Flashsim: a simulator for nand flash-based solid-statedrives. In: First International Conference on Advances in System Simulation, SIMUL 2009, pp. 125\u2013131. IEEE (2009)","DOI":"10.1109\/SIMUL.2009.17"},{"key":"8_CR17","doi-asserted-by":"publisher","first-page":"190","DOI":"10.1145\/1064978.1065034","volume":"40","author":"CK Luk","year":"2005","unstructured":"Luk, C.K., Cohn, R., Muth, R., et al.: Pin: building customized program analysis tools with dynamic instrumentation. ACM Sigplan Not. 40, 190\u2013200 (2005)","journal-title":"ACM Sigplan Not."},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Jevdjic, D., Volos, S., Falsafi, B.: Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache. In: Proceedings of the 40th ISCA ACM, pp. 404\u2013415 (2013)","DOI":"10.1145\/2485922.2485957"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Pawlowski, J.T.: Hybrid memory cube (HMC). Hot Chips 23 (2011)","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"8_CR20","unstructured":"Sandhu, G.: DRAM scaling and bandwidth challenges. In: NSF Workshop on Emerging Technologies for Interconnects (2012)"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Kim, G., Kim, J., Ahn, J.H., et al.: Memory-centric system interconnect design with hybrid memory cubes. In: Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, pp. 145\u2013156. IEEE Press (2013)","DOI":"10.1109\/PACT.2013.6618805"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Pugsley, S.H., Jestes, J., et al.: NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads (2013)","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Kgil, T., Mudge, T.: FlashCache: a NAND flash memory file cache for low power webservers. In: Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pp. 103\u2013112. ACM (2006)","DOI":"10.1145\/1176760.1176774"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Saxena, M., Swift, M.M., Zhang, Y.: Flashtier: a lightweight, consistent and durable storagecache. In: Proceedings of the 7th ACM European Conference on Computer Systems, pp. 267\u2013280. ACM (2012)","DOI":"10.1145\/2168836.2168863"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Shi, L., Li, J., Xue, C.J., et al.: ExLRU: a unified write buffer cache management for flash memory. In: Proceedings of the Ninth ACM International Conference on Embedded Software, pp. 339\u2013348. ACM (2011)","DOI":"10.1145\/2038642.2038694"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Yang, J., Plasson, N., et al.: HEC: improving endurance of high performance flash-based cache devices. In: Proceedings of the 6th International Systems and Storage Conference (SYSTOR 2013) (2013)","DOI":"10.1145\/2485732.2485743"},{"issue":"3","key":"8_CR27","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1145\/1508284.1508270","volume":"44","author":"AM Caulfield","year":"2009","unstructured":"Caulfield, A.M., Grupp, L.M., Swanson, S.: Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. ACM Sigplan Not. 44(3), 217\u2013228 (2009)","journal-title":"ACM Sigplan Not."},{"key":"8_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/978-3-642-28293-5_17","volume-title":"Architecture of Computing Systems \u2013 ARCS 2012","author":"A Fawibe","year":"2012","unstructured":"Fawibe, A., Sherman, J., Kavi, K., Ignatowski, M., Mayhew, D.: New memory organizations for 3D DRAM and PCMs. In: Herkersdorf, A., R\u00f6mer, K., Brinkschulte, U. (eds.) ARCS 2012. LNCS, vol. 7179, pp. 200\u2013211. Springer, Heidelberg (2012)"},{"key":"8_CR29","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1007\/978-3-319-04891-8_16","volume-title":"Architecture of Computing Systems \u2013 ARCS 2014","author":"K Kavi","year":"2014","unstructured":"Kavi, K., Pianelli, S., Pisano, G., Regina, G., Ignatowski, M.: 3D DRAM and PCMs in processor memory hierarchy. In: Maehle, E., R\u00f6mer, K., Karl, W., Tovar, E. (eds.) ARCS 2014. LNCS, vol. 8350, pp. 183\u2013195. Springer, Heidelberg (2014)"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Dong, X., Wu, X., Sun, G., et al.: Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. In: 45th ACM\/IEEE Design Automation Conference, DAC 2008, pp. 554\u2013559. IEEE (2008)","DOI":"10.1145\/1391469.1391610"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-27119-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T11:59:34Z","timestamp":1748692774000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-27119-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319271187","9783319271194"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-27119-4_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"16 December 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}