{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:48Z","timestamp":1748751048257,"version":"3.41.0"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319271392"},{"type":"electronic","value":"9783319271408"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-27140-8_4","type":"book-chapter","created":{"date-parts":[[2015,11,16]],"date-time":"2015-11-16T13:27:57Z","timestamp":1447680477000},"page":"47-60","source":"Crossref","is-referenced-by-count":1,"title":["Parallel Aware Hybrid Solid-State Storage"],"prefix":"10.1007","author":[{"given":"Dan","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunxiang","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,12,16]]},"reference":[{"key":"4_CR1","unstructured":"K9XXG08XXM Flash Memory Specification. http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9F8G08U0M\/ds_k9f8g08x0m_rev10.pdf http:\/\/www.samsung.com\/global\/system\/business\/semiconductor\/product\/2007\/6\/11\/NANDFlash\/SLC_LargeBlock\/8Gbit\/K9F8G08U0M\/ds_k9f8g08x0m_rev10.pdf"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Sun, G., Joo, Y., Chen, Y., Niu, D., Xie, Y., Chen, Y., Li, H.: A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In: 16th IEEE International Symposium on High-Performance Computer Architecture, pp. 51\u201377. IEEE Press, Bangalore (2010)","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Jiang, S., Zhang, L., Yuan, X.H., et al.: S-FTL: An efficient address translation for flash memory by exploiting spatial locality. In: 27th International Conference on Massive Storage Systems and Technology, pp. 1\u201312. IEEE Press, Denver (2011)","DOI":"10.1109\/MSST.2011.5937215"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Luszczek, P., Dongarra, J.J., Koester, D., Rabenseifner, R., Lucas, B., Kepner, J., McCalpin, J., Bailey, D., Takahashi, D.: Introduction to the HPC challenge benchmark suite. Technical report, UTK (2005)","DOI":"10.1145\/1188455.1188677"},{"key":"4_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1007\/11802167_41","volume-title":"Embedded and Ubiquitous Computing","author":"T-S Chung","year":"2006","unstructured":"Chung, T.-S., Park, D.-J., Park, S., Lee, D.-H., Lee, S.-W., Song, H.-J.: System software for flash memory: a survey. In: Sha, E., Han, S.-K., Xu, C.-Z., Kim, M.-H., Yang, L.T., Xiao, B. (eds.) EUC 2006. LNCS, vol. 4096, pp. 394\u2013404. Springer, Heidelberg (2006)"},{"key":"4_CR6","doi-asserted-by":"publisher","first-page":"332","DOI":"10.1016\/j.sysarc.2009.03.005","volume":"55","author":"T-S Chung","year":"2009","unstructured":"Chung, T.-S., Park, D.-J., Park, S., Lee, D.-H., Lee, S.-W., Song, H.-J.: A survey of Flash translation layer. J. Syst. Architect. 55, 332\u2013343 (2009)","journal-title":"J. Syst. Architect."},{"key":"4_CR7","unstructured":"Ban, A.: Flash file system. United States Patent No. 5,404,485 (1995)"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Hu, Y., Jiang, H., Feng, D., et al.: Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation. In: 26th Symposium on Massive Storage Systems and Technologies, pp. 1\u201312. IEEE Press, Incline Village (2010)","DOI":"10.1109\/MSST.2010.5496970"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Gupta, A., Kim, Y., Urgaonkar, B.: DFTL: A flash translation layer employing demand-based selective caching of page-level address mapping. In: 14th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 229\u2013240. ACM Press, Washington (2009)","DOI":"10.1145\/1508244.1508271"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Ma, D., Feng, J., Li, G.: LazyFTL: A page-level flash translation layer optimized for NAND flash memory. In: SIGMOD 2011, pp. 1\u201312. ACM Press, Athens (2011)","DOI":"10.1145\/1989323.1989325"},{"key":"4_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1210268.1216577","volume":"6","author":"S Lee","year":"2007","unstructured":"Lee, S., Park, D., Chung, T., Lee, D., Park, S.: H. Song.: A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6, 1\u201327 (2007)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Cho, H., Shin, D., Eom, Y.I.: KAST: K-associative sector translation for NAND flash memory in real-time systems. In: DATE 2009, pp. 507\u2013512. European Design and Automation Association Press, Nice (2009)","DOI":"10.1109\/DATE.2009.5090717"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Hu, Y., Jiang, H., Feng, D., et al.: Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity. In: 25th International Conference on Supercomputing, pp. 96\u2013107. ACM Press, Tucson (2011)","DOI":"10.1145\/1995896.1995912"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Chen, F., Lee, R., Zhang, X.: Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing. In: 21st IEEE Symposium on High Performance Computer Architecture, pp. 266\u2013277. IEEE Press, San Antonio (2011)","DOI":"10.1109\/HPCA.2011.5749735"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Jung, M., Wilson III, E.H., Kandemir, M.: Physically addressed queueing (PAQ): Improving parallelism in solid state disks. In: 39th International Symposium on Computer Architecture, pp. 404\u2013415. IEEE Press, Washington (2012)","DOI":"10.1109\/ISCA.2012.6237035"},{"key":"4_CR16","first-page":"43","volume":"11","author":"D He","year":"2014","unstructured":"He, D., Wang, F., Jiang, H., Feng, D., Liu, J.N., Tong, W., Zhang, Z.: Improving hybrid FTL by fully exploiting internal SSD parallelism with virtual blocks. ACM Trans. Architect. Code Optim. 11, 43 (2014)","journal-title":"ACM Trans. Architect. Code Optim."},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Lee, S., Moon, B.: Design of flash-based DBMS: An in page logging approach. In: SIGMOD 2007, pp. 1\u201315. ACM Press, Beijing (2007)","DOI":"10.1145\/1247480.1247488"},{"key":"4_CR18","doi-asserted-by":"publisher","first-page":"1450","DOI":"10.1103\/PhysRevLett.21.1450","volume":"21","author":"SR Ovshinsky","year":"1968","unstructured":"Ovshinsky, S.R.: Reversible electrical switching phenomena in disordered structures. Phys. Rev. Lett. 21, 1450\u20131453 (1968)","journal-title":"Phys. Rev. Lett."},{"key":"4_CR19","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1555815.1555760","volume":"37","author":"MK Qureshi","year":"2009","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Comput. Architect. News 37, 24\u201333 (2009)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"4_CR20","doi-asserted-by":"crossref","unstructured":"Liu, D., Wang, T., Wang, Y., Qin, Z., Shao, Z.: PCM-FTL: A write-activity-aware NAND flash memory management scheme for PCM-based embedded systems. In: 32nd IEEE Real-Time Systems Symposium, pp. 357\u2013366. IEEE Press, Vienna (2011)","DOI":"10.1109\/RTSS.2011.40"},{"key":"4_CR21","unstructured":"Huazhong University of Science and Technology SSDsim. http:\/\/storage.hust.edu.cn\/SSDsim"},{"key":"4_CR22","unstructured":"UMass Trace Repository. http:\/\/traces.cs.umass.edu"},{"key":"4_CR23","unstructured":"Block I\/O Traces. http:\/\/iotta.snia.org\/traces\/list\/BlockIO"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-27140-8_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T12:06:00Z","timestamp":1748693160000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-27140-8_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319271392","9783319271408"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-27140-8_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}