{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:10:54Z","timestamp":1748751054369,"version":"3.41.0"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319271606"},{"type":"electronic","value":"9783319271613"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-27161-3_67","type":"book-chapter","created":{"date-parts":[[2015,11,18]],"date-time":"2015-11-18T04:38:40Z","timestamp":1447821520000},"page":"736-745","source":"Crossref","is-referenced-by-count":0,"title":["Effect of Bias Temperature Instability on Soft Error Rate"],"prefix":"10.1007","author":[{"given":"Zhen","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhui","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,12,29]]},"reference":[{"key":"67_CR1","doi-asserted-by":"crossref","unstructured":"Seifert, N., Gill, B., Zia, V., Zhang, M., Ambrose, V.: On the scalability of redundancy based SER mitigation schemes. In: IEEE International Conference on Integrated Circuit Design and Technology, pp. 1\u20139. IEEE Press, Austin (2007)","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"67_CR2","doi-asserted-by":"crossref","unstructured":"Mavis, D.G., Eaton, P.H.: SEU and SET modeling and mitigation in deep submicron technologies. In: 45th Annual IEEE International Reliability Physics Symposium, pp. 293\u2013305. IEEE Press, Phoenix (2007)","DOI":"10.1109\/RELPHY.2007.369907"},{"key":"67_CR3","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann, R.C.: Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans. Device Mater. Reliab. 5, 305\u2013316 (2005)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"67_CR4","doi-asserted-by":"publisher","first-page":"1161","DOI":"10.1109\/TVLSI.2009.2020391","volume":"17","author":"D Rossi","year":"2009","unstructured":"Rossi, D., Cazeaux, J.M., Omana, M., Metra, C., Chatterjee, A.: Accurate linear model for SET critical charge estimation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17, 1161\u20131166 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"67_CR5","doi-asserted-by":"crossref","unstructured":"Cazeaux, J.M., Rossi, D., Omana, M., Chatterjee, A., Metra, C.: On-transistor level gate sizing for increased robustness to transient faults. In: 11th IEEE International On-Line Testing Symposium (IOLTS), pp. 23\u201328. IEEE Press, Saint Raphael (2005)","DOI":"10.1109\/IOLTS.2005.49"},{"key":"67_CR6","doi-asserted-by":"crossref","unstructured":"Rossi, D., Omana, M., Metra, C.: Transient fault and soft error on-die monitoring scheme. In: 25th IEEE International Symposium on DFT VLSI System, pp. 391\u2013398. IEEE Press, Kyoto (2010)","DOI":"10.1109\/DFT.2010.53"},{"key":"67_CR7","doi-asserted-by":"publisher","first-page":"1455","DOI":"10.1109\/TC.2010.24","volume":"59","author":"M Omana","year":"2010","unstructured":"Omana, M., Rossi, D., Metra, C.: High performance robust latches. IEEE Trans. Comput. 59, 1455\u20131465 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"67_CR8","doi-asserted-by":"crossref","unstructured":"Holcomb, D., Li, W., Seshia, S.A.: Design as you see FIT: system-level soft error analysis of sequential circuits. In: DATE 2009 the Conference on Design, Automation and Test in Europe, pp. 785\u2013790. European Design and Automation Association, Leuven (2009)","DOI":"10.1109\/DATE.2009.5090770"},{"key":"67_CR9","doi-asserted-by":"publisher","first-page":"947","DOI":"10.1109\/TVLSI.2009.2017751","volume":"18","author":"J Keane","year":"2010","unstructured":"Keane, J., Kim, T.-H., Kim, C.H.: An on-chip NBTI sensor for measuring PMOS threshold voltage degradation. IEEE Trans. VLSI Syst. 18, 947\u2013956 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"67_CR10","doi-asserted-by":"crossref","unstructured":"Huard, V., Denais, M.: Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors. In: 42nd Annual IEEE International Reliability Physics Symposium, pp. 40\u201345. IEEE Press, Crolles (2004)","DOI":"10.1109\/RELPHY.2004.1315299"},{"key":"67_CR11","doi-asserted-by":"crossref","unstructured":"Siddiqua, T., Gurumurthi, S., Stan, M.R.: Modeling and analyzing NBTI in the presence of process variation. In: International Symposium on Quality of Electronic Design (ISQED), pp. 1\u20138. IEEE Press, Santa Clara (2011)","DOI":"10.1109\/ISQED.2011.5770699"},{"key":"67_CR12","doi-asserted-by":"crossref","unstructured":"Rossi, D., Omana, M., Metra, C., Paccagnella, A.: Impact of aging phenomena on soft error susceptibility. In: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 18\u201324. IEEE Press, Vancouver (2011)","DOI":"10.1109\/DFT.2011.45"},{"key":"67_CR13","doi-asserted-by":"publisher","first-page":"3245","DOI":"10.1109\/TNS.2010.2045131","volume":"57","author":"M Bagatin","year":"2010","unstructured":"Bagatin, M., Gerardin, S., Paccagnella, A., Faccio, F.: Impact of NBTI aging on the single-event upset of SRAM cells. IEEE Trans. Nucl. Sci. 57, 3245\u20133250 (2010)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"67_CR14","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/TDMR.2007.912983","volume":"8","author":"EH Cannon","year":"2008","unstructured":"Cannon, E.H., Osowski, A.K., Kanj, R., Reinhardt, D.D., Joshi, R.V.: The impact of aging effects and manufacturing variation on SRAM soft error rate. IEEE Trans. Device Mater. Rel. 8, 145\u2013152 (2008)","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"67_CR15","doi-asserted-by":"crossref","unstructured":"Ramakrishnan, K., Rajaraman, R., Suresh, S., Vijaykrishnan, N., Xie, Y., Irwin, M.J.: Variation impact on SER of combinational circuits. In: 8th International Symposium on Quality Electronic Design (ISQED), pp. 911\u2013916. IEEE Press, Washington, DC (2007)","DOI":"10.1109\/ISQED.2007.168"},{"key":"67_CR16","doi-asserted-by":"publisher","first-page":"2630","DOI":"10.1109\/TNS.2012.2232680","volume":"60","author":"R Harada","year":"2013","unstructured":"Harada, R., Mitsuyama, Y., Hashimoto, M., Onoye, T.: Impact of NBTI-induced pulse-width modulation on SET pulse-width measurement. IEEE Trans. Nucl. Sci. 60, 2630\u20132634 (2013)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"67_CR17","doi-asserted-by":"crossref","unstructured":"Lin, C.Y.H., Huang, R.H.-M., Wen, C.H.-P., Chang, A.C.-C.: Aging-aware statistical soft-error-rate analysis for nano-scaled CMOS designs. In: International Symposium on VLSI-DAT, pp. 1\u20134. IEEE Press, Hstinchu (2013)","DOI":"10.1109\/VLDI-DAT.2013.6533854"},{"key":"67_CR18","doi-asserted-by":"publisher","first-page":"743","DOI":"10.1109\/TVLSI.2014.2320307","volume":"23","author":"D Rossi","year":"2015","unstructured":"Rossi, D., Omana, M., Metra, C., Paccagnella, A.: Impact of bias temperature instability on soft error susceptibility. IEEE Trans. VLSI Syst. 23, 743\u2013751 (2015)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"67_CR19","doi-asserted-by":"crossref","unstructured":"Agarwal, M., et al.: Optimized circuit failure prediction for aging: practicality and promise. In: IEEE International Test Conference (ITC), pp. 1\u201310. IEEE Press, Santa Clara (2008)","DOI":"10.1109\/TEST.2008.4700619"},{"key":"67_CR20","doi-asserted-by":"crossref","unstructured":"Khan, S., Hamidioui, S., Kukner, H., Raghavan P., Catthoor, F.: BTI impact on logical gates in nano-scale CMOS technology. In: 15th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), pp. 348\u2013353. IEEE Press, Tallinn (2012)","DOI":"10.1109\/DDECS.2012.6219086"},{"key":"67_CR21","doi-asserted-by":"publisher","first-page":"2586","DOI":"10.1109\/23.903813","volume":"47","author":"P Hazucha","year":"2000","unstructured":"Hazucha, P., Svensson, C.: Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans. Nuclear Sci. 47, 2586\u20132594 (2000)","journal-title":"IEEE Trans. Nuclear Sci."},{"key":"67_CR22","unstructured":"Berkeley FIT Estimation Tool (BFIT). http:\/\/www.eecs.berkeley.edu\/\u02dcholcomb\/BFIT.htm"},{"key":"67_CR23","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1147\/rd.401.0019","volume":"40","author":"J Ziegler","year":"1996","unstructured":"Ziegler, J.: Terrestrial cosmic rays. IBM J. Res. Develop. 40, 19\u201339 (1996)","journal-title":"IBM J. Res. Develop."}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-27161-3_67","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T12:33:44Z","timestamp":1748694824000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-27161-3_67"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319271606","9783319271613"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-27161-3_67","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2015]]}}}