{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,17]],"date-time":"2026-09-17T04:35:41Z","timestamp":1789619741546,"version":"build-2803163510"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319273075","type":"print"},{"value":"9783319273082","type":"electronic"}],"license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015]]},"DOI":"10.1007\/978-3-319-27308-2_57","type":"book-chapter","created":{"date-parts":[[2015,12,17]],"date-time":"2015-12-17T13:29:53Z","timestamp":1450358993000},"page":"710-721","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Topology-Aware Performance Monitoring Tool for Shared Resource Management in Multicore Systems"],"prefix":"10.1007","author":[{"given":"Nicolas","family":"Denoyelle","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brice","family":"Goglin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emmanuel","family":"Jeannot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2015,12,18]]},"reference":[{"key":"57_CR1","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1007\/978-3-642-11261-4_7","volume-title":"Tools for High Performance Computing 2009","author":"D Barthou","year":"2010","unstructured":"Barthou, D., Rubial, A.C., Jalby, W., Koliai, S., Valensi, C.: Performance Tuning of x86 OpenMP codes with MAQAO. In: M\u00fcller, M.S., Resch, M.M., Schulz, A., Nagel, E. (eds.) Tools for High Performance Computing 2009, pp. 95\u2013113. Springer, Heidelberg (2010)"},{"key":"57_CR2","doi-asserted-by":"crossref","unstructured":"Broquedis, F., Clet-Ortega, J., Moreaud, S., Furmento, N., Goglin, B., Mercier, G., Thibault, S., Namyst, R.: hwloc: a generic framework for managing hardware affinities in HPC applications. In: The 18th Euromicro International Conference on Parallel, Distributed and Network-Based Computing, PDP 2010, Pisa, Italy. IEEE, February 2010","DOI":"10.1109\/PDP.2010.67"},{"key":"57_CR3","doi-asserted-by":"crossref","unstructured":"Browne, S., Dongarra, J., Garner, N., London, K., Mucci, P.: A scalable cross-platform infrastructure for application performance tuning using hardware counters. In: Proceedings of the 2000 ACM\/IEEE Conference on Supercomputing, SC 2000, IEEE Computer Society, Washington (2000)","DOI":"10.1109\/SC.2000.10029"},{"key":"57_CR4","unstructured":"Geimer, M., Wolf, F., Wylie, B.J.N., \u00c1brah\u00e1m, E., Becker, D., Mohr, B.: The SCALASCA performance toolset architecture. In: Proceedings of the International Workshop on Scalable Tools for High-End Computing (STHEC), Kos, Greece, pp. 51\u201365, June 2008"},{"key":"57_CR5","doi-asserted-by":"crossref","unstructured":"Gimenez, A., Gamblin, T., Rountree, B., Bhatele, A., Jusufi, I., Bremer, P.T., Hamann, B.: Dissecting on-node memory access performance: a semantic approach. In: Proceedings of the 2000 ACM\/IEEE Conference on Supercomputing, pp. 166\u2013176. IEEE Press, New Orleans, LA, November 2014","DOI":"10.1109\/SC.2014.19"},{"key":"57_CR6","doi-asserted-by":"crossref","unstructured":"Hursey, J., Squyres, J.M., Dontje, T.: Locality-aware parallel process mapping for multi-core HPC systems. In: 2011 IEEE International Conference on Cluster Computing (CLUSTER), pp. 527\u2013531. IEEE (2011)","DOI":"10.1109\/CLUSTER.2011.59"},{"issue":"4","key":"57_CR7","doi-asserted-by":"publisher","first-page":"993","DOI":"10.1109\/TPDS.2013.104","volume":"25","author":"E Jeannot","year":"2014","unstructured":"Jeannot, E., Mercier, G., Tessier, F.: Process placement in multicore clusters: algorithmic issues and practical techniques. IEEE Trans. Parallel Distrib. Syst. 25(4), 993\u20131002 (2014)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"57_CR8","doi-asserted-by":"crossref","unstructured":"Kn\u00fcpfer, A., Brunst, H., Doleschal, J., Jurenz, M., Lieber, M., Mickler, H., M\u00fcller, M.S., Nagel, W.E.: The vampir performance analysis tool-set. In: Proceedings of the 2nd International Workshop on Parallel Tools for High Performance Computing, July 2008, HLRS, Stuttgart, pp. 139\u2013155 (2008)","DOI":"10.1007\/978-3-540-68564-7_9"},{"key":"57_CR9","doi-asserted-by":"crossref","unstructured":"Luk, C.K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2005, pp. 190\u2013200. ACM, New York (2005)","DOI":"10.1145\/1064978.1065034"},{"issue":"11","key":"57_CR10","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1145\/2076022.1993481","volume":"46","author":"Z Majo","year":"2011","unstructured":"Majo, Z., Gross, T.R.: Memory management in NUMA multicore systems: trapped between cache contention and interconnect overhead. SIGPLAN Not. 46(11), 11\u201320 (2011)","journal-title":"SIGPLAN Not."},{"key":"57_CR11","unstructured":"Pillet, V., Labarta, J., Cortes, T., Girona, S.: PARAVER: a tool to visualize and analyze parallel code. In: Nixon, P. (ed.) Proceedings of WoTUG-18: Transputer and Occam Developments, pp. 17\u201331, March 1995"},{"key":"57_CR12","doi-asserted-by":"crossref","unstructured":"Rohou, E.: Tiptop: Hardware Performance Counters for the Masses. Research Report RR-7789, November 2011","DOI":"10.1109\/ICPPW.2012.58"},{"key":"57_CR13","doi-asserted-by":"crossref","unstructured":"Treibig, J., Hager, G., Wellein, G.: Likwid: a lightweight performance-oriented tool suite for x86 multicore environments. In: Lee, W.C., Yuan, X. (eds.) ICPP Workshops, pp. 207\u2013216. IEEE Computer Society (2010)","DOI":"10.1109\/ICPPW.2010.38"},{"issue":"3","key":"57_CR14","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1145\/1735971.1736036","volume":"45","author":"S Zhuravlev","year":"2010","unstructured":"Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. SIGPLAN Not. 45(3), 129\u2013142 (2010)","journal-title":"SIGPLAN Not."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2015: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-27308-2_57","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:43:01Z","timestamp":1587343381000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-27308-2_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"ISBN":["9783319273075","9783319273082"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-27308-2_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]},"assertion":[{"value":"18 December 2015","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}