{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T02:38:32Z","timestamp":1725849512267},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319285627"},{"type":"electronic","value":"9783319285641"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-28564-1_9","type":"book-chapter","created":{"date-parts":[[2016,2,23]],"date-time":"2016-02-23T10:25:14Z","timestamp":1456223114000},"page":"99-111","source":"Crossref","is-referenced-by-count":3,"title":["Parallelization of Divide-and-Conquer Applications on Intel Xeon Phi with an OpenMP Based Framework"],"prefix":"10.1007","author":[{"given":"Pawe\u0142","family":"Czarnul","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,2,24]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1007\/978-3-642-45249-9_5","volume-title":"Distributed Computing and Networking","author":"Pawe\u0142 Czarnul","year":"2014","unstructured":"Czarnul, P., Rosciszewski, P.: Optimization of execution time under power consumption constraints in a heterogeneous parallel system with gpus and cpus. In: Distributed Computing and Networking, pp. 66\u201380. Springer Berlin (2014), Volume 8314 of LNCS"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Jeffers, J., Reinders, J.: Intel Xeon Phi Coprocessor High Performance Programming. Newnes, New South Wales (2013)","DOI":"10.1016\/B978-0-12-410414-3.00010-4"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Rugina, R., Rinard, M.: Automatic parallelization of divide and conquer algorithms. In: Proceedings of the Seventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 72\u201383. PPoPP \u201999, New York, NY, USA, ACM (1999)","DOI":"10.1145\/301104.301111"},{"key":"9_CR4","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1007\/3-540-55895-0_520","volume-title":"Parallel Processing: CONPAR 92\u2014VAPP V","author":"Bernd Freisleben","year":"1992","unstructured":"Freisleben, B., Kielmann, T.: Automatic parallelization of divide-and-conquer algorithms. In: Parallel Processing: CONPAR 92\u2014VAPP V, pp. 849\u2013850. Springer, Berlin (1992), Volume 634 of Lecture Notes in Computer Science"},{"key":"9_CR5","unstructured":"Czarnul, P.: Programming, tuning and automatic parallelization of irregular divide-and-conquer applications in Dampvm\/DAC. Int. J. High Perform. Comput. Appl. 17, 77\u201393 (2003)"},{"key":"9_CR6","unstructured":"Eriksson, M.V., Ke\u00dfler, C.W., Chalabine, M.: Load balancing of irregular parallel divideand-conquer algorithms in group-spmd programming environments. In: ARCS Workshops, pp. 313\u2013322. GI (2006), Volume 81 of LNI"},{"key":"9_CR7","unstructured":"Intel: Intel cilk plus language specification (2010) ver. 0.9. \n                    http:\/\/www.cilkplus.org\/sites\/default\/files\/open_specifications\/cilk_plus_language_specification_0_9.pdf"},{"key":"9_CR8","unstructured":"Michaela, M., Byckling, M., Ilieva, N., Saarinen, S., Schliephake, M., Weinberg, V.: Best practice guide intel xeon phi v1.1, PRACE, 7 Capacities (2014)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Saule, E., Kaya, K., \u00c7ataly\u00fcrek, \u00dc.V.: Performance evaluation of sparse matrix multiplication kernels on intel xeon phi. CoRR abs\/1302.1078 (2013)","DOI":"10.1007\/978-3-642-55224-3_52"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Ramachandran, A., Vienne, J., der Wijngaart, R.A., Koesterke, L., Sharapov, I.: Performance evaluation of nas parallel benchmarks on intel xeon phi. In: IEEE ICPP, pp. 736\u2013743 (2013)","DOI":"10.1109\/ICPP.2013.87"},{"key":"9_CR11","unstructured":"Lima, J.V., Broquedis, F., Gautier, T., Raffin, B.: Preliminary experiments with xkaapi on Intel xeon phi coprocessor. In: Symposium on Computer Architecture and High Performance Computing"},{"key":"9_CR12","unstructured":"Eisenlor, J., Hudak, D., Tomko, K., Prince, T.: Dense linear algebra factorization in OpenMP and Cilk Plus on Intel MIC: development experiences and performance analysis. In: TACCIntel Highly Parallel Computing Symposium (2012)"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Wu, Q., Yang, C., Tang, T., Xiao, L.: Mic acceleration of short-range molecular dynamics simulations. In: Proceedings of the First International Workshop on Code OptimiSation for MultI and Many Cores. COSMIC \u201913, New York, NY, USA, ACM (2013) 2:1\u20132:8","DOI":"10.1145\/2446920.2446922"},{"key":"9_CR14","unstructured":"Cramer, T., Schmidl, D., Klemm, M., Mey, D.: Openmp programming on intel xeon phi coprocessors: An early performance comparison. In: Proceedings of the Many-core Applications Research Community Symposium at RWTH Aachen University, pp. 38\u201344 (2012)"},{"key":"9_CR15","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1007\/978-3-642-40047-6_56","volume-title":"Euro-Par 2013 Parallel Processing","author":"Dirk Schmidl","year":"2013","unstructured":"Schmidl, D., Cramer, T., Wienke, S., Terboven, C., M\u00fcller, M.: Assessing the performance of openmp programs on the intel xeon phi. In: Euro-Par 2013 Parallel Processing, pp. 547\u2013559. Springer, Berlin (2013), Volume 8097 of LNCS"},{"key":"9_CR16","unstructured":"Reinders, J.: An overview of programming for intel xeon processors and intel xeon phi coprocessors, Intel. \n                    https:\/\/software.intel.com\/sites\/default\/files\/article\/330164\/an-overview-of-programming-for-intel-xeon-processors-and-intel-xeon-phi-coprocessors_1.pdf\n                    \n                   (2012)"},{"key":"9_CR17","unstructured":"Green, R.W.: Openmp* thread affinity control. compiler methodology for intelR mic architecture. \n                    https:\/\/software.intel.com\/en-us\/articles\/openmp-thread-affinity-control\n                    \n                   (2012)"}],"container-title":["Advances in Intelligent Systems and Computing","Information Systems Architecture and Technology: Proceedings of 36th International Conference on Information Systems Architecture and Technology \u2013 ISAT 2015 \u2013 Part III"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-28564-1_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T11:35:01Z","timestamp":1559388901000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-28564-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319285627","9783319285641"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-28564-1_9","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016]]}}}