{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:07:14Z","timestamp":1743044834390,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319295091"},{"type":"electronic","value":"9783319295107"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-29510-7_2","type":"book-chapter","created":{"date-parts":[[2016,1,29]],"date-time":"2016-01-29T09:39:16Z","timestamp":1454060356000},"page":"37-51","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["An Executable Semantics of Clock Constraint Specification Language and Its Applications"],"prefix":"10.1007","author":[{"given":"Min","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fr\u00e9d\u00e9ric","family":"Mallet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,1,30]]},"reference":[{"key":"2_CR1","unstructured":"Andr\u00e9, C.: Syntax and semantics of the Clock Constraint Specification Language (CCSL). Research Report 6925, INRIA (2009)"},{"issue":"1","key":"2_CR2","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/JPROC.2002.805826","volume":"91","author":"A Benveniste","year":"2003","unstructured":"Benveniste, A., Caspi, P., Edwards, S.A., Halbwachs, N., Le Guernic, P., de Simone, R.: The synchronous languages 12 years later. Proc. IEEE 91(1), 64\u201383 (2003)","journal-title":"Proc. IEEE"},{"issue":"9","key":"2_CR3","doi-asserted-by":"publisher","first-page":"1059","DOI":"10.1109\/43.945302","volume":"20","author":"LP Carloni","year":"2001","unstructured":"Carloni, L.P., McMillan, K.L., Sangiovanni-Vincentelli, A.L.: Theory of latency-insensitive design. IEEE Trans. CAD Integr. Circ. Syst. 20(9), 1059\u20131076 (2001)","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"2_CR4","series-title":"Lecture Notes in Computer Science","volume-title":"All About Maude - A High-Performance Logical Framework","year":"2007","unstructured":"Clavel, M., Dur\u00e1n, F., Eker, S., Lincoln, P., Mart\u00ed-Oliet, N., Meseguer, J., Talcott, C. (eds.): All About Maude. LNCS, vol. 4350. Springer, Heidelberg (2007)"},{"issue":"2","key":"2_CR5","doi-asserted-by":"publisher","first-page":"324","DOI":"10.1145\/234528.234740","volume":"28","author":"P Cousot","year":"1996","unstructured":"Cousot, P.: Abstract interpretation. ACM Comput. Surv. 28(2), 324\u2013328 (1996)","journal-title":"ACM Comput. Surv."},{"key":"2_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1007\/978-3-642-30561-0_4","volume-title":"Objects, Models, Components, Patterns","author":"F Mallet","year":"2012","unstructured":"Mallet, F., DeAntoni, J.: TimeSquare: treat your models with logical time. In: Furia, C.A., Nanz, S. (eds.) TOOLS 2012. LNCS, vol. 7304, pp. 34\u201341. Springer, Heidelberg (2012)"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Eker, S., Meseguer, J., Sridharanarayanan, A.: The maude LTL model checker. In: 4th WRLA. ENTCS, vol. 71, pp. 162\u2013187. Elsevier (2002)","DOI":"10.1016\/S1571-0661(05)82534-4"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Gascon, R., Mallet, F., DeAntoni, J.: Logical time and temporal logics: comparing UML MARTE\/CCSL and PSL. In: Combi, C., Leucker, M., Wolter, F. (eds.) TIME, pp. 141\u2013148. IEEE (2011)","DOI":"10.1109\/TIME.2011.10"},{"issue":"7","key":"2_CR9","doi-asserted-by":"publisher","first-page":"558","DOI":"10.1145\/359545.359563","volume":"21","author":"L Lamport","year":"1978","unstructured":"Lamport, L.: Time, clocks, and the ordering of events in a distributed system. Commun. ACM 21(7), 558\u2013565 (1978)","journal-title":"Commun. ACM"},{"key":"2_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1007\/11562948_36","volume-title":"Automated Technology for Verification and Analysis","author":"G Sutre","year":"2005","unstructured":"Sutre, G., Leroux, J.: Flat counter automata almost everywhere!. In: Peled, D.A., Tsay, Y.-K. (eds.) ATVA 2005. LNCS, vol. 3707, pp. 489\u2013503. Springer, Heidelberg (2005)"},{"issue":"3","key":"2_CR11","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/s11334-008-0055-2","volume":"4","author":"F Mallet","year":"2008","unstructured":"Mallet, F., Andr\u00e9, C., de Simone, R.: CCSL: specifying clock constraints with UML\/Marte. Innovations Syst. Softw. Eng. 4(3), 309\u2013314 (2008)","journal-title":"Innovations Syst. Softw. Eng."},{"key":"2_CR12","unstructured":"Mallet, F., Millo, J.V., de Simone, R.: Safe CCSL specifications and marked graphs. In: 11th ACM\/IEEE International Conference on Formal Methods and Models for Codesign, pp. 157\u2013166. IEEE (2013)"},{"key":"2_CR13","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1016\/j.scico.2015.03.001","volume":"106","author":"F Mallet","year":"2015","unstructured":"Mallet, F., de Simone, R.: Correctness issues on MARTE\/CCSL constraints. Sci. Comput. Program. 106, 78\u201392 (2015)","journal-title":"Sci. Comput. Program."},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Potop-Butucaru, D., de Simone, R., Talpin, J.: The Synchronous Hypothesis and Polychronous Languages, chap. 6. CRC Press (2009)","DOI":"10.1201\/9781439807637.ch6"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Yin, L., Mallet, F., Liu, J.: Verification of MARTE\/CCSL time requirements in Promela\/SPIN. In: Perseil, I., Breitman, K., Sterritt, R. (eds.) ICECCS, pp. 65\u201374. IEEE Computer Society (2011)","DOI":"10.1109\/ICECCS.2011.14"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Yu, H., Talpin, J., Besnard, L., Gautier, T., Marchand, H., Guernic, P.L.: Polychronous controller synthesis from MARTE\/CCSL timing specifications. In: 9th IEEE\/ACM International Conference on Formal Methods and Models for Codesign, MEMOCODE, pp. 21\u201330. IEEE (2011)","DOI":"10.1109\/MEMCOD.2011.5970507"}],"container-title":["Communications in Computer and Information Science","Formal Techniques for Safety-Critical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-29510-7_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:18:09Z","timestamp":1559377089000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-29510-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319295091","9783319295107"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-29510-7_2","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"30 January 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}