{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T03:09:32Z","timestamp":1725851372383},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319304809"},{"type":"electronic","value":"9783319304816"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30481-6_13","type":"book-chapter","created":{"date-parts":[[2016,3,12]],"date-time":"2016-03-12T03:09:38Z","timestamp":1457752178000},"page":"159-170","source":"Crossref","is-referenced-by-count":5,"title":["Analytical Delay Model for CPU-FPGA Data Paths in Programmable System-on-Chip FPGA"],"prefix":"10.1007","author":[{"given":"Mohammad","family":"Tahghighi","sequence":"first","affiliation":[]},{"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,13]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Sadri, M., Weis, C., When, N.: Energy and performance exploration of accelerator coherency port using xilinx ZYNQ. In: 10th FPGAWorld Conference, Copenhagen, Denmark, September 2013","DOI":"10.1145\/2513683.2513688"},{"key":"13_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/LES.2015.2404940","volume":"7","author":"J Silva","year":"2015","unstructured":"Silva, J., Sklyarov, V., Skliarova, I.: Comparison of on chip communications in Zynq-7000 all programmable systems-on chip. IEEE Embed. Syst. Lett. 7, 1 (2015)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Vogel, P., Marongiu, A., Benini, L.: An evaluation of memory sharing performance for heterogeneous embedded SoCs with many-core accelerators. In: Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores (2015)","DOI":"10.1145\/2723772.2723775"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Ding, H., Huang, M.: Improve memory access for achieving both performance and energy efficiencies on heterogeneous systems. In: Field-Programmable Technology (FPT) (2014)","DOI":"10.1109\/FPT.2014.7082759"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Giefers, H., Polig, R., Hagleitner, C.: Accelerating arithmetic kernels with coherent attached FPGA coprocessors. In: Design, Automation and Test in Europe (DATE), Germany (2015)","DOI":"10.7873\/DATE.2015.1123"},{"key":"13_CR6","doi-asserted-by":"crossref","unstructured":"Liu, F., Solihin, Y.: Studying the impact of hardware prefetching and bandwidth partitioning in chip-multiprocessors. In: Proceedings of the ACM SIGMETRICS (2011)","DOI":"10.1145\/1993744.1993749"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Lee, C., Mutlu, O., Narasiman, V., Patt, Y.: Prefetch-aware DRAM controller. In: Proceedings of the 41th IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2008)","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Rafique, N., Lim, W., Thottethodi, M.: Effective management of DRAM bandwidth in multicore processors. In: Proceedings of the 16th International Conference on Parallel Architectures and Compilation Techniques (PACT) (2007)","DOI":"10.1109\/PACT.2007.4336216"},{"issue":"5","key":"13_CR9","doi-asserted-by":"publisher","first-page":"470","DOI":"10.1016\/j.micpro.2014.03.003","volume":"38","author":"V Sklyarov","year":"2014","unstructured":"Sklyarov, V., Skliarova, I.: High-performance implementation of regular and easily scalable sorting networks on an FPGA. Microprocess. Microsyst. 38(5), 470\u2013484 (2014)","journal-title":"Microprocess. Microsyst."},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Lafond, S., Lilius, J.: Interrupt costs in embedded system with short latency hardware accelerators. In: Engineering of Computer Based Systems, pp. 317\u2013325 (2008)","DOI":"10.1109\/ECBS.2008.39"},{"key":"13_CR11","unstructured":"Xilinx Co.: Zynq-7000 All Programmable SoC Technical Reference Manual (2014)"},{"key":"13_CR12","unstructured":"Avnet Co.: ZedBoard Hardware Users Guide (2014)"},{"key":"13_CR13","unstructured":"Arm Co.: Cortex-A9 MPCore Technical Reference Manual (2012)"},{"key":"13_CR14","unstructured":"Arm Co.: AMBA AXI and ACE Protocol Specification (2013)"},{"key":"13_CR15","unstructured":"Xilinx Co.: LogiCORE IP AXI Interconnect v2 (2013)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30481-6_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T14:31:48Z","timestamp":1559399508000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30481-6_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319304809","9783319304816"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30481-6_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}