{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T19:40:10Z","timestamp":1748806810270,"version":"3.41.0"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319304809"},{"type":"electronic","value":"9783319304816"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30481-6_21","type":"book-chapter","created":{"date-parts":[[2016,3,12]],"date-time":"2016-03-12T08:09:38Z","timestamp":1457770178000},"page":"261-272","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating Schedulers in a Reconfigurable Multicore Heterogeneous System"],"prefix":"10.1007","author":[{"given":"Jeckson Dellagostin","family":"Souza","sequence":"first","affiliation":[]},{"given":"Jo\u00e3o Victor Gomes","family":"Cachola","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,13]]},"reference":[{"issue":"2","key":"21_CR1","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1145\/1080695.1070012","volume":"33","author":"Saisanthosh Balakrishnan","year":"2005","unstructured":"Balakrishnan, S., et al.: The impact of performance asymmetry in emerging multicore architectures. In: Proceedings of International Symposium on Computer Architecture, pp. 506\u2013517 (2005)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"21_CR2","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of 3rd Conference Computing Frontiers, CF 2006, 29 April 2006, vol. 10 (2006)","DOI":"10.1145\/1128022.1128029"},{"issue":"5","key":"21_CR3","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1016\/j.micpro.2014.03.004","volume":"38","author":"ACS Beck","year":"2014","unstructured":"Beck, A.C.S., et al.: A transparent and adaptive reconfigurable system. Microprocess. Microsyst. 38(5), 509\u2013524 (2014)","journal-title":"Microprocess. Microsyst."},{"key":"21_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1746-0","volume-title":"Adaptable Embedded Systems","author":"ACS Beck","year":"2013","unstructured":"Beck, A.C.S., et al.: Adaptable Embedded Systems. Springer, New York (2013)"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Beck, A.C.S., et al.: Transparent reconfigurable acceleration for heterogeneous embedded applications. In: Proceedings of Design, Automation and Test in Europe, DATE, pp. 1208\u20131213 (2008)","DOI":"10.1109\/DATE.2008.4484843"},{"key":"21_CR6","volume-title":"Dynamic Reconfigurable Architectures and Transparent Optimization Techniques","author":"ACS Beck","year":"2010","unstructured":"Beck, A.C.S., Carro, L.: Dynamic Reconfigurable Architectures and Transparent Optimization Techniques. Springer, Heidelberg (2010)"},{"issue":"2","key":"21_CR7","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"M Bingfeng","year":"2005","unstructured":"Bingfeng, M., et al.: Architecture exploration for a reconfigurable architecture template. IEEE Des. Test Comput. 22(2), 90\u2013101 (2005)","journal-title":"IEEE Des. Test Comput."},{"issue":"2","key":"21_CR8","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34(2), 171\u2013210 (2002)","journal-title":"ACM Comput. Surv."},{"key":"21_CR9","unstructured":"Dixit, K.M.: The SPEC benchmarks. In: Computer Benchmarks, pp. 149\u2013163. Elsevier (1993)"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Dorta, A.J., et al.: The OpenMP source code repository. In: 13th Euromicro Conference on Parallel, Distributed and Network-Based Processing, pp. 244\u2013250. IEEE (2005)","DOI":"10.1109\/EMPDP.2005.41"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., et al.: MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of the Workload Characterization, pp. 3\u201314. The University of Michigan Electrical Engineering and Computer Science (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"21_CR12","unstructured":"Jeff, B.: big.LITTLE Technology Moves Towards Fully Heterogeneous Global Task Scheduling, pp. 1\u201313 (2013)"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Kim, M., et al.: Utilization-aware load balancing for the energy efficient operation of the big.LITTLE processor, pp. 3\u20136 (2014)","DOI":"10.7873\/DATE.2014.236"},{"key":"21_CR14","unstructured":"Kumar, R., et al.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture 2003, MICRO-36 (2003)"},{"issue":"3","key":"21_CR15","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1145\/1816038.1815996","volume":"38","author":"J Lee","year":"2010","unstructured":"Lee, J., et al.: Thread tailor. ACM SIGARCH Comput. Archit. News 38(3), 270\u2013279 (2010)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"3","key":"21_CR16","doi-asserted-by":"publisher","first-page":"659","DOI":"10.1145\/1142980.1142986","volume":"11","author":"R Lysecky","year":"2006","unstructured":"Lysecky, R., et al.: Warp processors. ACM Trans. Des. Autom. Electron. Syst. 11(3), 659\u2013681 (2006)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"2","key":"21_CR17","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"PS Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: a full system simulation platform. Computer 35(2), 50\u201358 (2002). (Long. Beach. Calif)","journal-title":"Computer"},{"issue":"3","key":"21_CR18","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2008.47","volume":"28","author":"JC Mogul","year":"2008","unstructured":"Mogul, J.C., et al.: Using asymmetric single-ISA CMPs to save energy on operating systems. IEEE Micro 28(3), 26\u201341 (2008)","journal-title":"IEEE Micro"},{"key":"21_CR19","doi-asserted-by":"crossref","unstructured":"Rutzig, M.B., et al.: A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (DATE 2013) (2013)","DOI":"10.7873\/DATE.2013.317"},{"issue":"2","key":"21_CR20","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1145\/1531793.1531804","volume":"43","author":"D Shelepov","year":"2009","unstructured":"Shelepov, D., Alcaide, J.S.: HASS: a scheduler for heterogeneous multicore systems. Oper. Syst. 43(2), 66\u201375 (2009)","journal-title":"Oper. Syst."},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Souza, J.D., et al.: Towards a dynamic and reconfigurable multicore heterogeneous system. In: 2014 Brazilian Symposium on Computing Systems Engineering, pp. 73\u201378 (2014)","DOI":"10.1109\/SBESC.2014.21"},{"key":"21_CR22","doi-asserted-by":"crossref","unstructured":"Teodorescu, R., Torrellas, J.: Variation-aware application scheduling and power management for chip multiprocessors. In: Proceedings of International Symposium on Computer Architecture, pp. 363\u2013374 (2008)","DOI":"10.1145\/1394608.1382152"},{"key":"21_CR23","unstructured":"Watkins, M.A., Albonesi, D.H.: Enabling parallelization via a reconfigurable chip multiprocessor. In: Workshop on Parallel Execution of Sequential Programs on Multi-core Architecture, vol. 2, pp. 59\u201368 (2010)"},{"key":"21_CR24","unstructured":"big.LITTLE Technology. http:\/\/www.arm.com\/products\/processors\/technologies\/bigLITTLEprocessing.php"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30481-6_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T19:20:53Z","timestamp":1748805653000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30481-6_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319304809","9783319304816"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30481-6_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}