{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T03:09:45Z","timestamp":1725851385371},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319304809"},{"type":"electronic","value":"9783319304816"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30481-6_29","type":"book-chapter","created":{"date-parts":[[2016,3,12]],"date-time":"2016-03-12T08:09:38Z","timestamp":1457770178000},"page":"343-351","source":"Crossref","is-referenced-by-count":0,"title":["A Dynamic Cache Architecture for Efficient Memory Resource Allocation in Many-Core Systems"],"prefix":"10.1007","author":[{"given":"Carsten","family":"Tradowsky","sequence":"first","affiliation":[]},{"given":"Enrique","family":"Cordero","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Orsinger","sequence":"additional","affiliation":[]},{"given":"Malte","family":"Vesper","sequence":"additional","affiliation":[]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,13]]},"reference":[{"key":"29_CR1","unstructured":"Albonesi, D.: Selective cache ways: on-demand cache resource allocation. In: Proceedings of the 32nd Annual ACM\/IEEE International Symposium on Microarchitecture (1999)"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Gordon-Ross, A., Lau, J., Calder, B.: Phase-based cache reconfiguration for a highly-configurable two-level cache hierarchy. In: Proceedings of the 18th ACM Great Lakes symposium on VLSI (2008)","DOI":"10.1145\/1366110.1366200"},{"key":"29_CR3","first-page":"88","volume-title":"Lecture Notes in Computer Science","author":"Xiaomei Ji","year":"2000","unstructured":"Ji, X., Nicolaescu, D., Veidenbaum, A., Nicolau, A., Gupta, R.: Compiler Directed Cache Assist Adaptivity. Technical report, University of California Irvine (2000)"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Malik, A., Moyer, B., Cermak, D.: A low power unified cache architecture providing power and performance flexibility (poster session). In: Proceedings of the International Symposium on Low Power Electronics and Design (2000)","DOI":"10.1145\/344166.344610"},{"key":"29_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1007\/3-540-44570-6_15","volume-title":"Intelligent Memory Systems","author":"D Nicolaescu","year":"2001","unstructured":"Nicolaescu, D., Ji, X., Veidenbaum, A.V., Nicolau, A., Gupta, R.: Compiler-directed cache line size adaptivity. In: Chong, F.T., Kozyrakis, C., Oskin, M. (eds.) IMS 2000. LNCS, vol. 2107, pp. 183\u2013187. Springer, Heidelberg (2001)"},{"key":"29_CR6","unstructured":"Nowak, F., Buchty, R., Karl, W.: A run-time reconfigurable cache architecture. In: Advances in Parallel Computing (2008)"},{"key":"29_CR7","unstructured":"Prokop, H.: Cache-oblivious algorithms. Master\u2019s thesis, MIT (1999)"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable caches and their application to media processing. In: Proceedings of the 27th Annual International Symposium on Computer Architecture - ISCA 2000 (2000)","DOI":"10.1145\/339647.339685"},{"key":"29_CR9","unstructured":"Sutter, H.: The free lunch is over: a fundamental turn toward concurrency in software. Dr. Dobb\u2019s Journal (2005)"},{"key":"29_CR10","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1007\/s10766-008-0075-4","volume":"36","author":"J Tao","year":"2008","unstructured":"Tao, J., Kunze, M., Nowak, F., Buchty, R., Karl, W.: Performance advantage of reconfigurable cache design on multicore processor systems. Int. J. Parallel Program. 36, 347\u2013360 (2008)","journal-title":"Int. J. Parallel Program."},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Zhang, C., Vahid, F., Najjar, W.: A highly configurable cache architecture for embedded systems. In: 30th Annual International Symposium on Computer Architecture (2003)","DOI":"10.1145\/859634.859635"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30481-6_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T18:32:46Z","timestamp":1559413966000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30481-6_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319304809","9783319304816"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30481-6_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}