{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T19:40:09Z","timestamp":1748806809281,"version":"3.41.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319304809"},{"type":"electronic","value":"9783319304816"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30481-6_7","type":"book-chapter","created":{"date-parts":[[2016,3,12]],"date-time":"2016-03-12T08:09:38Z","timestamp":1457770178000},"page":"78-90","source":"Crossref","is-referenced-by-count":3,"title":["FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG"],"prefix":"10.1007","author":[{"given":"Colm","family":"Kelly","sequence":"first","affiliation":[]},{"given":"Fahad Manzoor","family":"Siddiqui","sequence":"additional","affiliation":[]},{"given":"Burak","family":"Bardak","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Roger","family":"Woods","sequence":"additional","affiliation":[]},{"given":"Karren","family":"Rafferty","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,3,13]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Gat, Y., Kozintsev, I., Nestares, O.: Fusing image data with location and orientation sensor data streams for consumer video applications. In: 2010 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops (CVPRW), pp. 1\u20138 (2010)","DOI":"10.1109\/CVPRW.2010.5543781"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Siddiqui, F., Russell, M., Bardak, B., Woods, R., Rafferty, K.: Ippro: FPGA based image processing processor. In: 2014 IEEE Workshop on Signal Processing Systems (SiPS), pp. 1\u20136 (2014)","DOI":"10.1109\/SiPS.2014.6986057"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Andryc, K., Merchant, M., Tessier, R.: Flexgrip: a soft GPGPU for FPGAs. In: 2013 International Conference on Field-Programmable Technology (FPT), pp. 230\u2013237 (2013)","DOI":"10.1109\/FPT.2013.6718358"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Cheah, H.Y., Fahmy, S., Kapre, N.: Analysis and optimization of a deeply pipelined FPGA soft processor. In: 2014 International Conference on Field-Programmable Technology (FPT), pp. 235\u2013238 (2014)","DOI":"10.1109\/FPT.2014.7082783"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Severance, A., Lemieux, G.: Venice: a compact vector processor for FPGA applications. In: 2012 International Conference on Field-Programmable Technology (FPT), pp. 261\u2013268 (2012)","DOI":"10.1109\/FPT.2012.6412146"},{"key":"7_CR6","unstructured":"Xilinx Inc. San Jose. UG473: 7 Series FPGAs Memory Resources (2014). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug473_7Series_Memory_Resources.pdf"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Dalal, N., Triggs, B.: Histograms of oriented gradients for human detection. In: IEEE Computer Society Conference on Computer Vision and Pattern Recognition, CVPR 2005, vol. 1, pp. 886\u2013893 (2005)","DOI":"10.1109\/CVPR.2005.177"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Kelly, C., Siddiqui, F., Bardak, B., Woods, R.: Histogram of oriented gradients front end processing: an FPGA based processor approach. In: 2014 IEEE Workshop on Signal Processing Systems (SiPS), pp. 1\u20136 (2014)","DOI":"10.1109\/SiPS.2014.6986093"},{"key":"7_CR9","unstructured":"Xilinx Inc. San Jose. DS183: Viretx-7 and XT FPGAs Data Sheet: DC and AC Switching Characteristics, May 2015. http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds183_Virtex_7_Data_Sheet.pdf"},{"issue":"8","key":"7_CR10","doi-asserted-by":"publisher","first-page":"833","DOI":"10.1109\/12.609274","volume":"46","author":"S Oberman","year":"1997","unstructured":"Oberman, S., Flynn, M.: Division algorithms and implementations. IEEE Trans. Comput. 46(8), 833\u2013854 (1997)","journal-title":"IEEE Trans. Comput."},{"key":"7_CR11","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"G Sutter","year":"2004","unstructured":"Sutter, G., Deschamps, J.-P., Bioul, G., Boemo, E.: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. Springer, Berlin (2004)"},{"key":"7_CR12","series-title":"Lecture Notes in Electrical Engineering","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-2987-2","volume-title":"Guide to FPGA Implementation of Arithmetic Functions","author":"J Deschamps","year":"2012","unstructured":"Deschamps, J., Sutter, G., Cant\u00f3, E.: Guide to FPGA Implementation of Arithmetic Functions. Lecture Notes in Electrical Engineering. Springer, The Netherlands (2012)"},{"key":"7_CR13","unstructured":"Xilinx Inc. San Jose. LogiCORE IP Divider Generator v3.0 (2011). http:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/div_gen_ds530.pdf"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Hahnle, M., Saxen, F., Hisung, M., Brunsmann, U., Doll, K.: FPGA-based real-time pedestrian detection on high-resolution images. In: 2013 IEEE Conference on Computer Vision and Pattern Recognition Workshops (CVPRW), pp. 629\u2013635 (2013)","DOI":"10.1109\/CVPRW.2013.95"},{"issue":"6","key":"7_CR15","doi-asserted-by":"publisher","first-page":"1051","DOI":"10.1109\/TCSVT.2014.2360030","volume":"25","author":"X Ma","year":"2015","unstructured":"Ma, X., Najjar, W., Roy-Chowdhury, A.: Evaluation and acceleration of high-throughput fixed-point object detection on FPGAs. IEEE Trans. Circ. Syst. Video Technol. 25(6), 1051\u20131062 (2015)","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Negi, K., Dohi, K., Shibata, Y., Oguri, K.: Deep pipelined one-chip FPGA implementation of a real-time image-based human detection algorithm. In: 2011 International Conference on Field-Programmable Technology (FPT), pp. 1\u20138 (2011)","DOI":"10.1109\/FPT.2011.6132679"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30481-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T19:20:46Z","timestamp":1748805646000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30481-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319304809","9783319304816"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30481-6_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}