{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T23:10:07Z","timestamp":1748819407571,"version":"3.41.0"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319306674"},{"type":"electronic","value":"9783319306681"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30668-1_2","type":"book-chapter","created":{"date-parts":[[2016,3,23]],"date-time":"2016-03-23T09:26:10Z","timestamp":1458725170000},"page":"19-34","source":"Crossref","is-referenced-by-count":0,"title":["Evolutionary Approximation of Edge Detection Circuits"],"prefix":"10.1007","author":[{"given":"Petr","family":"Dvoracek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,3,24]]},"reference":[{"issue":"1","key":"2_CR1","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1145\/2589750","volume":"58","author":"H Esmaeilzadeh","year":"2015","unstructured":"Esmaeilzadeh, H., Sampson, A., Ceze, L., Burger, D.: Neural acceleration for general-purpose approximate programs. Commun. ACM 58(1), 105\u2013115 (2015)","journal-title":"Commun. ACM"},{"key":"2_CR2","doi-asserted-by":"crossref","unstructured":"Fu, W., Johnston, M., Zhang, M.: Genetic programming for edge detection using multivariate density. In: Proceedings of the 15th Annual Conference on Genetic and Evolutionary Computation, pp. 917\u2013924. ACM (2013)","DOI":"10.1145\/2463372.2463485"},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Golonek, T., Grzechca, D., Rutkowski, J.: Application of genetic programming to edge detector design. In: Proceedings of the 2006 IEEE International Symposium on Circuits and Systems, pp. 4683\u20134686. IEEE (2006)","DOI":"10.1109\/ISCAS.2006.1693675"},{"issue":"4","key":"2_CR4","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1504\/IJHPSA.2008.024207","volume":"1","author":"S Harding","year":"2008","unstructured":"Harding, S., Banzhaf, W.: Genetic programming on GPUs for image processing. Int. J. High Perform. Syst. Archit. 1(4), 231\u2013240 (2008)","journal-title":"Int. J. High Perform. Syst. Archit."},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Harris, C., Buxton, B.: Evolving edge detectors with genetic programming. In: Proceedings of the First Annual Conference on Genetic Programming, pp. 309\u2013314 (1996)","DOI":"10.7551\/mitpress\/3242.003.0044"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Higuchi, T., Niwa, T., Tanaka, T., Iba, H., de Garis, H., Furuya, T.: Evolving hardware with genetic learning: a first step towards building a Darwin machine. In: Proceedings of the 2nd International Conference on Simulated Adaptive Behaviour, pp. 417\u2013424. MIT Press (1993)","DOI":"10.7551\/mitpress\/3116.003.0056"},{"key":"2_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1007\/10704703_4","volume-title":"Evolutionary Image Analysis, Signal Processing and Telecommunications","author":"G Hollingworth","year":"1999","unstructured":"Hollingworth, G., Tyrrell, A.M., Smith, S.: Simulation of evolvable hardware to solve low level image processing tasks. In: Poli, R., Voigt, H.-M., Cagnoni, S., Corne, D.W., Smith, G.D., Fogarty, T.C. (eds.) EvoIASP 1999 and EuroEcTel 1999. LNCS, vol. 1596, pp. 46\u201358. Springer, Heidelberg (1999)"},{"key":"2_CR8","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","volume":"22","author":"PM Kogge","year":"1973","unstructured":"Kogge, P.M., Stone, H.S.: A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. 22, 786\u2013793 (1973)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"2_CR9","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1166\/jolpe.2011.1157","volume":"7","author":"P Kulkarni","year":"2011","unstructured":"Kulkarni, P., Gupta, P., Ercegovac, M.D.: Trading accuracy for power in a multiplier architecture. J. Low Power Electron. 7(4), 490\u2013501 (2011)","journal-title":"J. Low Power Electron."},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Martin, D., Fowlkes, C., Tal, D., Malik, J.: A database of human segmented natural images and its application to evaluating segmentation algorithms and measuring ecological statistics. In: Proceedings of the 8th International Conference on Computer Vision, vol. 2, pp. 416\u2013423, July 2001","DOI":"10.1109\/ICCV.2001.937655"},{"key":"2_CR11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17310-3","volume-title":"Cartesian Genetic Programming","author":"JF Miller","year":"2011","unstructured":"Miller, J.F.: Cartesian Genetic Programming. Springer-Verlag, Berlin (2011)"},{"issue":"2","key":"2_CR12","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/TEVC.2006.871253","volume":"10","author":"JF Miller","year":"2006","unstructured":"Miller, J.F., Smith, S.L.: Redundancy and computational efficiency in cartesian genetic programming. IEEE Trans. Evol. Comput. 10(2), 167\u2013174 (2006)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"10","key":"2_CR13","doi-asserted-by":"publisher","first-page":"3191","DOI":"10.1007\/s00034-015-9997-4","volume":"34","author":"M Monajati","year":"2015","unstructured":"Monajati, M., Fakhraie, S., Kabir, E.: Approximate arithmetic for low-power image median filtering. Circuits Syst. Signal Process. 34(10), 3191\u20133219 (2015)","journal-title":"Circuits Syst. Signal Process."},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Nepal, K., Li, Y., Bahar, R.I., Reda, S.: Abacus: a technique for automated behavioral synthesis of approximate computing circuits. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2014, pp. 1\u20136. EDA Consortium (2014)","DOI":"10.7873\/DATE.2014.374"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Priego, B., Bellas, F., Souto, D., Lopez-Pena, F., Duro, R.: Evolving cellular automata for detecting edges in hyperspectral images. In: 2012 IEEE International Conference on Fuzzy Systems (FUZZ-IEEE), pp. 1\u20136. IEEE (2012)","DOI":"10.1109\/FUZZ-IEEE.2012.6251156"},{"key":"2_CR16","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/978-3-642-17310-3_6","volume-title":"Cartesian Genetic Programming","author":"L Sekanina","year":"2011","unstructured":"Sekanina, L., Harding, L.S., Banzhaf, W., Kowaliw, T.: Image processing and CGP. In: Miller, J.F. (ed.) Cartesian Genetic Programming, pp. 181\u2013215. Springer, Heidelberg (2011)"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Sekanina, L., Vasicek, Z.: Approximate circuits by means of evolvable hardware. In: 2013 IEEE International Conference on Evolvable Systems. Proceedings of the 2013 IEEE Symposium Series on Computational Intelligence (SSCI), pp. 21\u201328. IEEE CIS (2013)","DOI":"10.1109\/ICES.2013.6613278"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Shi, K., Boland, D., Stott, E., Bayliss, S., Constantinides, G.: Datapath synthesis for overclocking: online arithmetic for latency-accuracy trade-offs. In: 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE (2014)","DOI":"10.1145\/2593069.2593118"},{"key":"2_CR19","volume-title":"Image Processing: Analysis and Machine Vision","author":"M Sonka","year":"1999","unstructured":"Sonka, M., Hlavac, V., Boyle, R.: Image Processing: Analysis and Machine Vision. Thomson-Engineering, Toronto (1999)"},{"issue":"3","key":"2_CR20","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1023\/A:1020163325179","volume":"3","author":"J Torresen","year":"2002","unstructured":"Torresen, J.: A scalable approach to evolvable hardware. Genet. Program Evolvable Mach. 3(3), 259\u2013282 (2002)","journal-title":"Genet. Program Evolvable Mach."},{"issue":"4","key":"2_CR21","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1109\/TC.2012.32","volume":"62","author":"C Ttofis","year":"2013","unstructured":"Ttofis, C., Hadjitheophanous, S., Georghiades, A., Theocharides, T.: Edge-directed hardware architecture for real-time disparity map computation. IEEE Trans. Comput. 62(4), 690\u2013704 (2013)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"2_CR22","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1504\/IJICA.2007.013402","volume":"1","author":"Z Vasicek","year":"2007","unstructured":"Vasicek, Z., Sekanina, L.: An evolvable hardware system in Xilinx Virtex II Pro FPGA. Int. J. Innovative Comput. Appl. 1(1), 63\u201373 (2007)","journal-title":"Int. J. Innovative Comput. Appl."},{"issue":"3","key":"2_CR23","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1007\/s10710-011-9132-7","volume":"12","author":"Z Vasicek","year":"2011","unstructured":"Vasicek, Z., Sekanina, L.: Formal verification of candidate solutions for post-synthesis evolutionary optimization in evolvable hardware. Genet. Program Evolvable Mach. 12(3), 305\u2013327 (2011)","journal-title":"Genet. Program Evolvable Mach."},{"key":"2_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1007\/978-3-319-16501-1_18","volume-title":"Genetic Programming - EuroGP","author":"Z Vasicek","year":"2015","unstructured":"Vasicek, Z., Sekanina, L.: Circuit approximation using single- and multi-objective cartesian GP. In: Machado, P., et al. (eds.) EuroGP. LNCS, vol. 9025, pp. 217\u2013229. Springer International Publishing, Switzerland (2015)"},{"issue":"3","key":"2_CR25","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1109\/TEVC.2014.2336175","volume":"19","author":"Z Vasicek","year":"2015","unstructured":"Vasicek, Z., Sekanina, L.: Evolutionary approach to approximate digital circuits design. IEEE Trans. Evol. Comput. 19(3), 432\u2013444 (2015)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Yazdanbakhsh, A., Mahajan, D., Thwaites, B., Park, J., Nagendrakumar, A., Sethuraman, S., Ramkrishnan, K., Ravindran, N., Jariwala, R., Rahimi, A., Esmaeilzadeh, H., Bazargan, K.: Axilog: language support for approximate hardware design. In: Design, Automation Test in Europe Conference Exhibition (DATE 2015), pp. 812\u2013817. IEEE (2015)","DOI":"10.7873\/DATE.2015.0513"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Rockett, P.I.: Evolving optimal feature extraction using multiobjective genetic programming: a methodology and preliminary study on edge detection. In: Proceedings of the 2005 Conference on Genetic and Evolutionary Computation, GECCO 2005, pp. 795\u2013802. ACM (2005)","DOI":"10.1145\/1068009.1068143"}],"container-title":["Lecture Notes in Computer Science","Genetic Programming"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30668-1_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T22:43:22Z","timestamp":1748817802000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30668-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319306674","9783319306681"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30668-1_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}