{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T04:50:20Z","timestamp":1743051020225,"version":"3.40.3"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319306940"},{"type":"electronic","value":"9783319306957"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30695-7_16","type":"book-chapter","created":{"date-parts":[[2016,3,24]],"date-time":"2016-03-24T07:17:29Z","timestamp":1458803849000},"page":"210-222","source":"Crossref","is-referenced-by-count":9,"title":["Analysis of Intel\u2019s Haswell Microarchitecture Using the ECM Model and Microbenchmarks"],"prefix":"10.1007","author":[{"given":"Johannes","family":"Hofmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Eitzinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georg","family":"Hager","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard","family":"Wellein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"Cache Coherence Protocol and Memory Performance of the Intel Haswell-EP Architecture. IEEE (2015)"},{"issue":"2","key":"16_CR2","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1002\/cpe.3180","volume":"28","author":"Georg Hager","year":"2013","unstructured":"Hager, G., Treibig, J., Habich, J., Wellein, G.: Exploring performance and power properties of modern multicore chips via simple machine models. Concurrency Computat: Pract. Exper. (2013). doi:\n                      10.1002\/cpe.3180","journal-title":"Concurrency and Computation: Practice and Experience"},{"key":"16_CR3","unstructured":"Hofmann, J., Treibig, J., Fey, D.: Execution-cache-memory performance model: introduction and validation (2015)"},{"key":"16_CR4","unstructured":"Intel Corporation: Intel Xeon Processor E5-2600\/4600 Product Family Technical Overview. \n                      https:\/\/www.software.intel.com\/en-us\/articles\/intel-xeon-processor-e526004600-product-family-technical-overview"},{"key":"16_CR5","unstructured":"Intel Corporation: Intel Technology Journal 14(3) (2010)"},{"key":"16_CR6","unstructured":"McCalpin, J.D.: Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pp. 19\u201325, December 1995"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Molka, D., Hackenberg, D., Sch\u00f6ne, R.: Main memory and cache performance of intel sandy bridge and amd bulldozer. In: Proceedings of the Workshop on Memory Systems Performance and Correctness, MSPC 2014, pp. 4: 1\u20134:10. ACM (2014)","DOI":"10.1145\/2618128.2618129"},{"key":"16_CR8","unstructured":"Sch\u00f6nauer, W.: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)"},{"key":"16_CR9","unstructured":"Sch\u00f6ne, R., Hackenberg, D., Molka, D.: Memory performance at reduced cpu clock speeds: an analysis of current x86\\_64 processors. In: Proceedings of the 2012 USENIX Conference on Power-Aware Computing and Systems, HotPower 2012, p. 9. USENIX Association (2012)"},{"key":"16_CR10","unstructured":"Stengel, H., Treibig, J., Hager, G., Wellein, G.: Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model. In: Proceedings of the 29th ACM International Conference on Supercomputing, ICS 2015. ACM, New York (2015). \n                      http:\/\/doi.acm.org\/10.1145\/2751205.2751240"},{"key":"16_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"615","DOI":"10.1007\/978-3-642-14390-8_64","volume-title":"Parallel Processing and Applied Mathematics","author":"J Treibig","year":"2010","unstructured":"Treibig, J., Hager, G.: Introducing a performance model for bandwidth-limited loop kernels. In: Wyrzykowski, R., Dongarra, J., Karczewski, K., Wasniewski, J. (eds.) PPAM 2009, Part I. LNCS, vol. 6067, pp. 615\u2013624. Springer, Heidelberg (2010)"},{"key":"16_CR12","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/978-3-642-31476-6_3","volume-title":"Tools for High Performance Computing 2011","author":"Jan Treibig","year":"2012","unstructured":"Treibig, J., Hager, G., Wellein, G.: likwid-bench: an extensible microbenchmarking platform for x86 multicore compute nodes. In: Parallel Tools Workshop, pp. 27\u201336 (2011)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2016"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30695-7_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T17:52:27Z","timestamp":1559411547000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30695-7_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319306940","9783319306957"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30695-7_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}