{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T21:31:36Z","timestamp":1782855096599,"version":"3.54.5"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319306940","type":"print"},{"value":"9783319306957","type":"electronic"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-30695-7_2","type":"book-chapter","created":{"date-parts":[[2016,3,24]],"date-time":"2016-03-24T11:17:29Z","timestamp":1458818249000},"page":"19-31","source":"Crossref","is-referenced-by-count":35,"title":["Design and Evaluation of a Processing-in-Memory Architecture for the Smart Memory Cube"],"prefix":"10.1007","author":[{"given":"Erfan","family":"Azarkhish","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Igor","family":"Loi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"2_CR1","unstructured":"Mali-400\/450 GPU device drivers. http:\/\/malideveloper.arm.com\/resources\/drivers"},{"key":"2_CR2","unstructured":"Hybrid memory cube specification 2.1 (2014). http:\/\/www.hybridmemorycube.org\/"},{"key":"2_CR3","first-page":"1","volume":"99","author":"J Ahn","year":"2015","unstructured":"Ahn, J., Yoo, S., Choi, K.: Low-power hybrid memory cubes with link power management and two-level prefetching. IEEE Trans. Very Large Scale Integr. VLSI Syst. 99, 1\u20131 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Ahn, J., Hong, S., Yoo, S., Mutlu, O., Choi, K.: A scalable processing-in-memory accelerator for parallel graph processing. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, ISCA 2015, pp. 105\u2013117. ACM, New York, NY, USA (2015)","DOI":"10.1145\/2872887.2750386"},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Ahn, J., Yoo, S., Mutlu, O., Choi, K.: PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, ISCA 2015, pp. 336\u2013348. ACM, New York, NY, USA (2015)","DOI":"10.1145\/2872887.2750385"},{"key":"2_CR6","unstructured":"Alves, M.A.Z., Freitas, H.C., Navaux, P.O.A.: Investigation of shared L2 cache on many-core processors. In: 2009 22nd International Conference on Architecture of Computing Systems (ARCS), pp. 1\u201310, March 2009"},{"key":"2_CR7","unstructured":"Aminot, A., Lhuiller, Y., Castagnetti, A., et al.: Floating point units efficiency in multi-core processors. In: Proceedings, ARCS 2015 - The 28th International Conference on Architecture of Computing Systems, pp. 1\u20138, March 2015"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Azarkhish, E., Rossi, D., Loi, I., Benini, L.: High performance AXI-4.0 based interconnect for extensible smart memory cubes. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition, DATE 2015, pp. 1317\u20131322. EDA Consortium, San Jose, CA, USA (2015)","DOI":"10.7873\/DATE.2015.0054"},{"key":"2_CR9","unstructured":"Boroujerdian, B., Keller, B., Lee, Y.: LPDDR2 memory controllerdesign in a 28\u00a0nm process. http:\/\/www.eecs.berkeley.edu\/bkeller\/~rekall.pdf"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Chandrasekar, K., Akesson, B., Goossens, K.: Improved power modeling of DDR SDRAMs. In: 2011 14th Euromicro Conference on Digital System Design (DSD), pp. 99\u2013108, August 2011","DOI":"10.1109\/DSD.2011.17"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Farmahini-Farahani, A., Ahn, J.H., Morrow, K., Kim, N.S.: NDA: near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules. In: 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 283\u2013295, February 2015","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Hansson, A., Agarwal, N., Kolli, A., et al.: Simulating DRAM controllers for future system architecture exploration. In: 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 201\u2013210, March 2014","DOI":"10.1109\/ISPASS.2014.6844484"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Jeddeloh, J., Keeth, B.: Hybrid memory cube new DRAM architecture increases density and performance. In: 2012 Symposium on VLSI Technology (VLSIT), pp. 87\u201388, June 2012","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Kim, G., Kim, J., Ahn, J.H., Kim, J.: Memory-centric system interconnect design with hybrid memory cubes. In: 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 145\u2013155, September 2013","DOI":"10.1109\/PACT.2013.6618812"},{"key":"2_CR15","unstructured":"Leskovec, J., Krevl, A.: SNAP Datasets: Stanford large network dataset collection, June 2014. http:\/\/snap.stanford.edu\/data"},{"issue":"8","key":"2_CR16","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MC.2015.230","volume":"48","author":"S Lloyd","year":"2015","unstructured":"Lloyd, S., Gokhale, M.: In-memory data rearrangement for irregular, data-intensive computing. Computer 48(8), 18\u201325 (2015)","journal-title":"Computer"},{"issue":"8","key":"2_CR17","doi-asserted-by":"publisher","first-page":"1331","DOI":"10.1109\/JPROC.2015.2435018","volume":"103","author":"R Nair","year":"2015","unstructured":"Nair, R.: Evolution of memory architecture. Proc. IEEE 103(8), 1331\u20131345 (2015)","journal-title":"Proc. IEEE"},{"key":"2_CR18","unstructured":"Paul, J., Stechele, W., Kroehnert, M., Asfour, T.: Improving efficiency of embedded multi-core platforms with scratchpad memories. In: 2014 27th International Conference on Architecture of Computing Systems (ARCS), pp. 1\u20138, February 2014"},{"key":"2_CR19","unstructured":"Rosenfeld, P.: Performance Exploration of the Hybrid Memory Cube. Ph.D. thesis, University of Maryland (2014)"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Salihoglu, S., Widom, J.: GPS: A graph processing system. In: Proceedings of the 25th International Conference on Scientific and Statistical Database Management, SSDBM, pp. 22:1\u201322:12. ACM, New York, NY, USA (2013)","DOI":"10.1145\/2484838.2484843"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Schaffner, M., G\u00fcrkaynak, F.K., Smolic, A., Benini, L.: DRAM or no-DRAM? exploring linear solver architectures for image domain warping in 28 nm CMOS. In: Proceedings of the 2015 Design, Automation and Test in Europe Conference and Exhibition. DATE 2015, EDA Consortium (2015)","DOI":"10.7873\/DATE.2015.0408"},{"key":"2_CR22","doi-asserted-by":"crossref","unstructured":"Sura, Z., Jacob, A., Chen, T., et al.: Data access optimization in a processing-in-memory system. In: Proceedings of the 12th ACM International Conference on Computing Frontiers. CF 2015, pp. 6:1\u20136:8. ACM, New York, NY, USA (2015)","DOI":"10.1145\/2742854.2742863"},{"issue":"1","key":"2_CR23","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1145\/2494232.2465553","volume":"41","author":"BM Tudor","year":"2013","unstructured":"Tudor, B.M., Teo, Y.M.: On understanding the energy consumption of ARM-based multicore servers. SIGMETRICS Perform. Eval. Rev. 41(1), 267\u2013278 (2013)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"issue":"5","key":"2_CR24","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S Wilton","year":"1996","unstructured":"Wilton, S., Jouppi, N.: CACTI: an enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31(5), 677\u2013688 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Zhong, J., He, B.: Towards GPU-accelerated large-scale graph processing in the cloud. In: 2013 IEEE 5th International Conference on Cloud Computing Technology and Science (CloudCom), vol. 1, pp. 9\u201316, December 2013","DOI":"10.1109\/CloudCom.2013.8"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2016"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-30695-7_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T23:18:00Z","timestamp":1748819880000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-30695-7_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319306940","9783319306957"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-30695-7_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}