{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T22:10:06Z","timestamp":1748815806191,"version":"3.41.0"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319311647"},{"type":"electronic","value":"9783319311654"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-31165-4_24","type":"book-chapter","created":{"date-parts":[[2016,3,21]],"date-time":"2016-03-21T12:22:45Z","timestamp":1458562965000},"page":"237-252","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Variation-Aware Optimisation for Reconfigurable Cyber-Physical Systems"],"prefix":"10.1007","author":[{"given":"Rui Policarpo","family":"Duarte","sequence":"first","affiliation":[]},{"given":"Christos-Savvas","family":"Bouganis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"publisher","first-page":"10:1","DOI":"10.1145\/1371579.1371582","volume":"1","author":"P Sedcole","year":"2008","unstructured":"Sedcole, P., Cheung, P.Y.K.: Parametric yield modeling and simulations of FPGA circuits considering within-die delay variations. ACM Trans. Reconfigurable Technol. Syst. 1, 10:1\u201310:28 (2008)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"24_CR2","doi-asserted-by":"publisher","first-page":"898","DOI":"10.1109\/TGRS.2005.844293","volume":"43","author":"J Nascimento","year":"2005","unstructured":"Nascimento, J., Bioucas Dias, J.: Vertex component analysis: a fast algorithm to unmix hyperspectral data. IEEE Trans. Geosci. Remote Sens. 43, 898\u2013910 (2005)","journal-title":"IEEE Trans. Geosci. Remote Sens."},{"key":"24_CR3","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/MDAT.2015.2459591","volume":"32","author":"M Beccani","year":"2015","unstructured":"Beccani, M., Tunc, H., Taddese, A., Susilo, E., Volgyesi, P., Ledeczi, A., Valdastri, P.: Systematic design of medical capsule robots. IEEE Design Test 32, 98\u2013108 (2015)","journal-title":"IEEE Design Test"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Ke, L., Li, R.: Classification of EEG signals by multi-scale filtering and PCA. In: IEEE International Conference on Intelligent Computing and Intelligent Systems, ICIS 2009, vol. 1, pp. 362\u2013366, November 2009","DOI":"10.1109\/ICICISYS.2009.5357825"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Stott, E.A., Wong, J.S., Sedcole, N.P., Cheung, P.Y.K.: Degradation in FPGAs: measurement and modelling. In: FPGA, pp. 229\u2013238 (2010)","DOI":"10.1145\/1723112.1723152"},{"key":"24_CR6","doi-asserted-by":"publisher","first-page":"10:1","DOI":"10.1145\/1534916.1534920","volume":"2","author":"JSJ Wong","year":"2009","unstructured":"Wong, J.S.J., Sedcole, P., Cheung, P.Y.K.: Self-measurement of combinatorial circuit delays in FPGAs. ACM Trans. Reconfigurable Technol. Syst. 2, 10:1\u201310:22 (2009)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Sedcole, P., Wong, J.S., Cheung, P.Y.K.: Characterisation of FPGA clock variability. In: Proceedings of the IEEE Computer Society Annual Symposium VLSI, ISVLSI 2008, pp. 322\u2013328 (2008)","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Guan, Z., Wong, J.S., Chaudhuri, S., Constantinides, G., Cheung, P.Y.: A two-stage variation-aware placement method for FPGAs exploiting variation maps classification. In: 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 519\u2013522, August 2012","DOI":"10.1109\/FPL.2012.6339269"},{"key":"24_CR9","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"Vaughn Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: a new packing, placement and routing tool for FPGA research. In: Field-Programmable Logic and Applications, pp. 213\u2013222 (1997)"},{"key":"24_CR10","doi-asserted-by":"publisher","first-page":"2307","DOI":"10.1109\/TVLSI.2012.2230280","volume":"21","author":"JSJ Wong","year":"2013","unstructured":"Wong, J.S.J., Cheung, P.Y.K.: Timing measurement platform for arbitrary black-box circuits based on transition probability. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21, 2307\u20132320 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"24_CR11","volume-title":"Synthesis and Optimization of DSP Algorithms","author":"GA Constantinides","year":"2004","unstructured":"Constantinides, G.A., Cheung, P.Y.K., Luk, W.: Synthesis and Optimization of DSP Algorithms. Kluwer Academic Publishers, Norwell (2004)"},{"key":"24_CR12","volume-title":"Synthesis of Arithmetic Circuits: FPGA, ASIC, and Embedded Systems","author":"J Deschamps","year":"2006","unstructured":"Deschamps, J., Bioul, G., Sutter, G.: Synthesis of Arithmetic Circuits: FPGA, ASIC, and Embedded Systems. Wiley, New York (2006)"},{"key":"24_CR13","unstructured":"Moore, R.E.: Automatic error analysis in digital computation. Technical report, Space Div. Report LMSD84821, Lockheed Missiles and Space Co., Sunnyvale, CA, USA (1959)"},{"key":"24_CR14","first-page":"43","volume":"34","author":"J Neumann","year":"1956","unstructured":"Neumann, J.: Probabilistic logics and the synthesis of reliable organisms from unreliable components. Automata Stud. 34, 43\u201398 (1956)","journal-title":"Automata Stud."},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Krause, P.K., Polian, I.: Adaptive voltage over-scaling for resilient applications. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136 (2011)","DOI":"10.1109\/DATE.2011.5763153"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"Roberts, D., Austin, T., Blauww, D., Mudge, T., Flautner, K.: Error analysis for the support of robust voltage scaling. In: Proceedings of the Sixth International Symposium Quality of Electronic Design, ISQED 2005, pp. 65\u201370 (2005)","DOI":"10.1109\/ISQED.2005.53"},{"key":"24_CR17","unstructured":"Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: Razor: a low-power pipeline based on circuit-level timing speculation (2003)"},{"key":"24_CR18","doi-asserted-by":"crossref","unstructured":"Sharma, U.: Fault tolerant techniques for reconfigurable platforms. In: Proceedings of the 1st Amrita ACM-W Celebration on Women in Computing in India, A2CWiC 2010, pp. 60:1\u201360:4. ACM, New York (2010)","DOI":"10.1145\/1858378.1858438"},{"key":"24_CR19","doi-asserted-by":"crossref","unstructured":"Shim, B., Shanbhag, N.: Reduced precision redundancy for low-power digital filtering. In: 2001 Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, vol. 1, pp. 148\u2013152 (2001)","DOI":"10.1109\/ACSSC.2001.986896"},{"key":"24_CR20","doi-asserted-by":"crossref","unstructured":"Hegde, R., Shanbhag, N.R.: Energy-efficient signal processing via algorithmic noise-tolerance. In: Proceedings of the 1999 International Symposium on Low Power Electronics and Design, ISLPED 1999, pp. 30\u201335. ACM, New York (1999)","DOI":"10.1145\/313817.313834"},{"key":"24_CR21","doi-asserted-by":"crossref","unstructured":"Huang, J., Lach, J., Robins, G.: A methodology for energy-quality tradeoff using imprecise hardware. In: DAC (2012)","DOI":"10.1145\/2228360.2228450"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Hentschke, R., Marques, F., Lima, F., Carro, L., Susin, A., Reis, R.: Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy. In Proceedings of the 15th Symposium on Integrated Circuits and Systems Design, pp. 95\u2013100, IEEE Computer Society, Washington, DC (2002)","DOI":"10.1109\/SBCCI.2002.1137643"},{"key":"24_CR23","doi-asserted-by":"crossref","unstructured":"Bouganis, C.-S., Pournara, I., Cheung, P.Y.K.: Efficient mapping of dimensionality reduction designs onto heterogeneous FPGAs. In: Proceedings of the 15th Annual IEEE Symposium Field-Programmable Custom Computing Machines, FCCM 2007, pp. 141\u2013150 (2007)","DOI":"10.1109\/FCCM.2007.50"},{"key":"24_CR24","doi-asserted-by":"publisher","first-page":"24:1","DOI":"10.1145\/1462586.1462593","volume":"1","author":"C-S Bouganis","year":"2009","unstructured":"Bouganis, C.-S., Park, S.-B., Constantinides, G.A., Cheung, P.Y.K.: Synthesis and optimization of 2D filter designs for heterogeneous FPGAs. ACM Trans. Reconfigurable Technol. Syst. 1, 24:1\u201324:28 (2009)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"3","key":"24_CR25","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TVLSI.2009.2012510","volume":"18","author":"C-S Bouganis","year":"2010","unstructured":"Bouganis, C.-S., Pournara, I., Cheung, P.: Exploration of heterogeneous FPGAs for mapping linear projection designs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(3), 436\u2013449 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"24_CR26","doi-asserted-by":"crossref","unstructured":"Duarte, R., Bouganis, C.-S: Zero-latency datapath error correction framework for over-clocking DSP applications on FPGAs. In: 2014 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20137, December 2014","DOI":"10.1109\/ReConFig.2014.7032566"},{"key":"24_CR27","unstructured":"Altera: Cyclone III device handbook. http:\/\/www.altera.co.uk\/"},{"key":"24_CR28","unstructured":"Terasic Technologies: Terasic DE0 board user manual v. 1.3 (2009)"},{"key":"24_CR29","doi-asserted-by":"publisher","first-page":"417","DOI":"10.1037\/h0071325","volume":"24","author":"H Hotelling","year":"1933","unstructured":"Hotelling, H.: Analysis of a complex of statistical variables into principal components. J. Educ. Psychol. 24, 417\u2013441 (1933)","journal-title":"J. Educ. Psychol."},{"key":"24_CR30","doi-asserted-by":"publisher","first-page":"721","DOI":"10.1109\/TPAMI.1984.4767596","volume":"6","author":"S Geman","year":"1984","unstructured":"Geman, S., Geman, D.: Stochastic relaxation, Gibbs distributions, and the Bayesian restoration of images (PAMI). IEEE Trans. Pattern Anal. Mach. Intell. 6, 721\u2013741 (1984)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"24_CR31","doi-asserted-by":"crossref","unstructured":"Duarte, R., Bouganis, C.: High-level linear projection circuit design optimization framework for FPGAs under over-clocking. In: 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 723\u2013726, August 2012","DOI":"10.1109\/FPL.2012.6339162"},{"key":"24_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1007\/978-3-319-05960-0_5","volume-title":"Reconfigurable Computing: Architectures, Tools, and Applications","author":"RP Duarte","year":"2014","unstructured":"Duarte, R.P., Bouganis, C.-S.: A unified framework for over-clocking linear projections on FPGAs under PVT variation. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M., Bertels, K. (eds.) ARC 2014. LNCS, vol. 8405, pp. 49\u201360. Springer, Heidelberg (2014)"},{"key":"24_CR33","doi-asserted-by":"crossref","unstructured":"Duarte, R.P., Bouganis, C.-S.: Over-clocking of linear projection designs through device specific optimisations. In: 21st Reconfigurable Architectures Workshop (RAW 2014), pp. 9\u201360 (2014)","DOI":"10.1109\/IPDPSW.2014.25"},{"key":"24_CR34","doi-asserted-by":"crossref","unstructured":"Duarte, R.P., Bouganis, C.-S.: Pushing the performance boundary of linear projection designs through device specific optimisations (abstract only). In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-programmable Gate Arrays, FPGA 2014, p. 245. ACM, New York (2014)","DOI":"10.1145\/2554688.2554717"}],"container-title":["IFIP Advances in Information and Communication Technology","Technological Innovation for Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-31165-4_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T21:33:33Z","timestamp":1748813613000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-31165-4_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319311647","9783319311654"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-31165-4_24","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}