{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T22:32:26Z","timestamp":1761863546403,"version":"3.41.0"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319318745"},{"type":"electronic","value":"9783319318752"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-31875-2_26","type":"book-chapter","created":{"date-parts":[[2016,3,23]],"date-time":"2016-03-23T09:05:02Z","timestamp":1458723902000},"page":"313-325","source":"Crossref","is-referenced-by-count":1,"title":["Structured Design Approach for an Optimal Programmable Synchronous Security Processor"],"prefix":"10.1007","author":[{"given":"Mahmoud","family":"El-Hadidi","sequence":"first","affiliation":[]},{"given":"Hany","family":"El-Sayed","sequence":"additional","affiliation":[]},{"given":"Heba","family":"Aslan","sequence":"additional","affiliation":[]},{"given":"Karim","family":"Osama","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","volume-title":"Cryptography and Network Security: Principles and Practice","author":"W Stallings","year":"2013","unstructured":"Stallings, W.: Cryptography and Network Security: Principles and Practice, 6th edn. Prentice-Hall, Boston (2013)","edition":"6"},{"key":"26_CR2","unstructured":"Keating, G.: Performance analysis of AES candidates on the 6805 CPU core. In: Proceedings of the Second AES Candidate Conference, Rome, Italy, pp. 109\u2013114 (1999)"},{"key":"26_CR3","first-page":"71","volume-title":"Proceedings of the Fourth Working Conference on Smart Card Research and Advanced Applications","author":"AD Woodbury","year":"2001","unstructured":"Woodbury, A.D., Bailey, D.V., Paar, C.: Elliptic curve cryptography on smart cards without coprocessors. In: Domingo-Ferrer, J., Chan, D., Watson, A. (eds.) Proceedings of the Fourth Working Conference on Smart Card Research and Advanced Applications, pp. 71\u201392. Springer, Heidelberg (2001)"},{"key":"26_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_13","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"G Bertoni","year":"2003","unstructured":"Bertoni, G., Breveglieri, L., Fragneto, P., Macchetti, M., Marchesin, S.: Efficient software implementation of AES on 32-bit platforms. In: Kaliski Jr., Burton S., Ko\u00e7, \u00c7etin Kaya, Paar, Christof (eds.) CHES 2002. LNCS, vol. 2523. Springer, Heidelberg (2003)"},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"Atasu, K., Breveglieri, L., Macchetti, M.: Efficient AES implementations for ARM based platforms. In: Proceedings of the 2004 ACM Symposium on Applied Computing, SAC 2004, Cyprus, pp. 841\u2013845 (2004)","DOI":"10.1145\/967900.968073"},{"key":"26_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1007\/11894063_22","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"S Tillich","year":"2006","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Instruction set extensions for efficient AES implementation on 32-bit processors. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 270\u2013284. Springer, Heidelberg (2006)"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Drutarovsky, M., Varchola, M.: Cryptographic system on a chip based on ACTEL ARM7 soft-core with embedded true random number generator. Design and Diagnostics of Electronic Circuits and Systems, 1\u20136 (2008)","DOI":"10.1109\/DDECS.2008.4538778"},{"issue":"3","key":"26_CR8","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/JSSC.2002.808300","volume":"38","author":"I Verbauwhede","year":"2003","unstructured":"Verbauwhede, I., Schaumont, P., Kuo, H.: Design and performance testing of a 2.29-GB\/s rijndael processor. IEEE J. Solid-State Circ. 38(3), 569\u2013572 (2003)","journal-title":"IEEE J. Solid-State Circ."},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"H\u00e4m\u00e4l\u00e4inen, P., Alho, T., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D.: Design and implementation of low-area and low-power AES encryption hardware core. In: 9th EUROMICRO Conference on Digital System Design: Architectures, Methods and Tools, DSD 2006, pp. 577\u2013583 (2006)","DOI":"10.1109\/DSD.2006.40"},{"key":"26_CR10","unstructured":"Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In: The Third Advance Encryption Standard (AES3) Candidate Conference, New York, USA, April 13\u201314, 2000"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"Purnaprajna, M., Puttmann, C., Porrmann, M.: Power aware reconfigurable multiprocessor for elliptic curve cryptography. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2008), pp. 1462\u20131467. Munich, Germany (2008)","DOI":"10.1109\/DATE.2008.4484880"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Hamalainen, P., Heikkinen, J., Hannikainen, M., Hamalainen, T.D.: Design of transport triggered architecture processors for wireless encryption. In: Proceedings of the 8th Euromicro Conference on Digital System Design, Washington, DC, USA, pp. 144\u2013152 (2005)","DOI":"10.1109\/DSD.2005.33"},{"issue":"2","key":"26_CR13","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MDT.2005.27","volume":"22","author":"B Mei","year":"2005","unstructured":"Mei, B., Lambrechts, A., Mignolet, J.-Y., Verkest, D., Lauwereins, R.: Architecture exploration for a reconfigurable architecture template. IEEE Des. Test Comput. 22(2), 90\u2013101 (2005)","journal-title":"IEEE Des. Test Comput."},{"issue":"6","key":"26_CR14","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","volume":"19","author":"G Ansaloni","year":"2011","unstructured":"Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: A coarse grained reconfigurable architectural template. IEEE Trans. VLSI 19(6), 1062\u20131074 (2011)","journal-title":"IEEE Trans. VLSI"},{"key":"26_CR15","doi-asserted-by":"crossref","unstructured":"Lu, R., Han, J., Zeng, X.: A low-cost cryptographic processor for security embedded system. In: Asia and South Pacific Design Automation Conference (ASPDAC), Seoul, South Korea, 21-24 January, pp. 113-114 (2008)","DOI":"10.1109\/ASPDAC.2008.4483921"},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"Han, L., Han, J., Zeng, X., Lu, R., Zhao, J.: A programmable security processor for cryptography algorithms. In: 9th International Conference on Solid-State and Integrated-Circuit Technology, ICSICT 2008, 20\u201323 October 2008, pp. 2144\u20132147 (2008)","DOI":"10.1109\/ICSICT.2008.4734992"},{"key":"26_CR17","doi-asserted-by":"crossref","unstructured":"Li, C., Jiang, Y., Su, D., Xu, Y., Luo, Z.: A new design of low cost security coprocessor for portable electronic devices. In: 2010 International Conference on Communications and Mobile Computing, (CMC), 12\u201314 April (2010)","DOI":"10.1109\/CMC.2010.127"},{"key":"26_CR18","doi-asserted-by":"crossref","unstructured":"Farouk, H., El-Hadidi, M.T., Abou El Farag, A.: GALS-based LPSP: Implementation of a novel architecture for low power high performance security processors. In: 25th IEEE International Parallel and Distributed Processing Symposium, Anchorage (USA), May 16\u201320 (2011)","DOI":"10.1109\/IPDPS.2011.199"},{"key":"26_CR19","unstructured":"Farouk, H.: Design and Implementation of a Novel Low-Power Security Processor, Ph. D. Thesis, submitted to Department of Electronics and Electrical Communication Engineering, Cairo University (2011)"},{"key":"26_CR20","unstructured":"Corporaal, H.: Design of transport triggered architectures. In: Proceedings of the Fourth Great Lakes Symposium on Design Automation of High Performance VLSI Systems. GLSV (1994)"},{"key":"26_CR21","doi-asserted-by":"crossref","unstructured":"Advanced Encryption Standard (AES), November 2001, Fed. Inf. Process. Standards Pub (2001)","DOI":"10.1016\/S1353-4858(01)01018-2"},{"issue":"2","key":"26_CR22","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/4235.996017","volume":"6","author":"K Deb","year":"2002","unstructured":"Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multi-objective genetic algorithm: NSGA-II. IEEE Trans. Evol. Comput. 6(2), 182\u2013197 (2002)","journal-title":"IEEE Trans. Evol. Comput."}],"container-title":["Lecture Notes in Computer Science","Information Security Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-31875-2_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T22:42:37Z","timestamp":1748817757000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-31875-2_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319318745","9783319318752"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-31875-2_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}