{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T03:40:40Z","timestamp":1725853240675},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319320540"},{"type":"electronic","value":"9783319320557"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-32055-7_28","type":"book-chapter","created":{"date-parts":[[2016,4,11]],"date-time":"2016-04-11T02:59:53Z","timestamp":1460343593000},"page":"343-352","source":"Crossref","is-referenced-by-count":0,"title":["Similarity Search on Massive Data Based on FPGA"],"prefix":"10.1007","author":[{"given":"Yanzheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengfei","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongzhi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,4,12]]},"reference":[{"issue":"4","key":"28_CR1","first-page":"3","volume":"23","author":"E Rahm","year":"2000","unstructured":"Rahm, E., Do, H.: Data cleaning: problems and current approaches. IEEE Data Eng. Bull. 23(4), 3\u201313 (2000)","journal-title":"IEEE Data Eng. Bull."},{"key":"28_CR2","unstructured":"Morales, G.D.F., Lucchese, C., Baraglia, R.: Scaling out all pairs similarity search with mapreduce. In: 8th Workshop on LargeScale Distributed System for Information Retrieval (2010)"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Bayardo, R.J., Ma, Y., Srikant, R.: Scaling uop all pairs similarity search. In: Proceeding of WWW (2007)","DOI":"10.1145\/1242572.1242591"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Awekar, A., Samatova, N.F.: Fast matching for all pairs similarity search. In: Intelligent Agent Technology Workshop (2009)","DOI":"10.1109\/WI-IAT.2009.52"},{"issue":"1","key":"28_CR5","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1145\/1327452.1327492","volume":"51","author":"Jeffrey Dean","year":"2008","unstructured":"Dean, J., Ghemawat, S.: MapReduce: simplified data processing on large clusters. In: Proceedings of the 6th OSDI, vol. 51, no. 1, pp. 107\u2013113 (2004)","journal-title":"Communications of the ACM"},{"key":"28_CR6","unstructured":"HDFS (Hadoop Distributed File System) Architecture. \n                      http:\/\/hadoop.apache.org\/core\/docs\/current\/hdfs_design.html"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Sukhwani, B., Hong, M., Thoennes, M., Dube, P., lyer, B.: Database analytics acceleration using FPGAs. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 411\u2013420 (2012)","DOI":"10.1145\/2370816.2370874"},{"key":"28_CR8","unstructured":"http:\/\/docs.hortonworks.com\/HDPDocuments\/HDP2\/HDP-2.0.0.2\/ds_Hive\/orcfile.html"},{"key":"28_CR9","unstructured":"https:\/\/cwiki.apache.org\/confluence\/display\/Hive\/LanguageManual+ORC"},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"Woods, L., Teubner, J., Alonso, G.: Real-time pattern matching with FPGAs. In: IEEE International Conference on Data Engineering, pp. 1292\u20131295 (2011)","DOI":"10.1109\/ICDE.2011.5767937"},{"issue":"8","key":"28_CR11","doi-asserted-by":"publisher","first-page":"1169","DOI":"10.1109\/TKDE.2010.216","volume":"23","author":"J Teubner","year":"2011","unstructured":"Teubner, J., Muller, R., Alonso, G.: Frequent item computation on a chip. IEEE Trans. Knowl. Data Eng. 23(8), 1169\u20131181 (2011)","journal-title":"IEEE Trans. Knowl. Data Eng."},{"issue":"5","key":"28_CR12","doi-asserted-by":"publisher","first-page":"1750","DOI":"10.1016\/j.compeleceng.2013.07.007","volume":"40","author":"T Zarifi","year":"2014","unstructured":"Zarifi, T., Malek, M.: FPGA implementation of image processing technique for blood samples characterization. Comput. Electr. Eng. 40(5), 1750\u20131757 (2014)","journal-title":"Comput. Electr. Eng."},{"issue":"1","key":"28_CR13","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/s11554-012-0321-2","volume":"9","author":"V Brost","year":"2014","unstructured":"Brost, V., Yang, F., Meunier, C.: Flexible VLIW processor based on FPGA for efficient embedded real-time image processing. J. Real-Time Image Process. 9(1), 47\u201359 (2014)","journal-title":"J. Real-Time Image Process."},{"issue":"1","key":"28_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1186\/1687-6180-2013-1","volume":"2013","author":"H Chenini","year":"2013","unstructured":"Chenini, H., D\u00e9rutin, J.P., Aufr\u00e8re, R., Chapuis, R.: Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons. J. Adv. Sig. Process. 2013(1), 1\u201323 (2013)","journal-title":"J. Adv. Sig. Process."},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Choi, Y.M., So, K.H.: Map-reduce processing of K-means algorithm with FPGA-accelerated computer cluster. In: IEEE International Conference on Application-specific System, Architectures and Processors, pp. 9\u201316 (2014)","DOI":"10.1109\/ASAP.2014.6868624"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Belean, B., Borda, M., Bot, A.: FPGA based hardware architectures for iterative algorithms implementations. In: International Conference on Telecommunications and Signal Processing, pp. 751\u2013754 (2013)","DOI":"10.1109\/TSP.2013.6614038"},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"Becher, A., Bauer, F., Ziener, D., Teich, J.: Energy-aware SQL query acceleration through FPGA-based dynamic partial reconfiguration. In: International Conference on Field Programmable Logic and Applications, pp. 1\u20138 (2014)","DOI":"10.1109\/FPL.2014.6927502"},{"issue":"1","key":"28_CR18","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/FCCM.2012.18","volume":"282","author":"C Dennl","year":"2012","unstructured":"Dennl, C., Ziener, D., Teich, J.: On-the-fly composition of FPGA-based SQL query accelerators using a partially reconfigurable module library. IEEE Int. Symp. Field-Programma Custom Comput. Mach. 282(1), 45\u201352 (2012)","journal-title":"IEEE Int. Symp. Field-Programma Custom Comput. Mach."},{"key":"28_CR19","doi-asserted-by":"crossref","unstructured":"Halstead, R.J., Sukhwani, B., Min, H., Thoennes, M., Dube, P., Asaad, S., Iyer, B.: Accelerating join operation for relational databases with FPGAs. In: Proceeding of the 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 17\u201320 (2013)","DOI":"10.1109\/FCCM.2013.17"}],"container-title":["Lecture Notes in Computer Science","Database Systems for Advanced Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-32055-7_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T19:43:28Z","timestamp":1559418208000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-32055-7_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319320540","9783319320557"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-32055-7_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}