{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:24:22Z","timestamp":1742912662967,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319321486"},{"type":"electronic","value":"9783319321493"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-32149-3_1","type":"book-chapter","created":{"date-parts":[[2016,4,1]],"date-time":"2016-04-01T02:24:42Z","timestamp":1459477482000},"page":"3-11","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploring Memory Error Vulnerability for Parallel Programming Models"],"prefix":"10.1007","author":[{"given":"Isil","family":"Oz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marisa","family":"Gil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gladys","family":"Utrera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,4,2]]},"reference":[{"key":"1_CR1","unstructured":"Mantevo benchmark suite. http:\/\/mantevo.org\/"},{"key":"1_CR2","unstructured":"Mpi. http:\/\/www.mcs.anl.gov\/research\/projects\/mpi"},{"key":"1_CR3","unstructured":"Ompss. http:\/\/pm.bsc.es\/ompss"},{"key":"1_CR4","unstructured":"Openmp forum. http:\/\/openmp.org\/forum\/"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Bronevetsky, G., de Supinski, B.: Soft error vulnerability of iterative linear algebra methods. In: International Conference on Supercomputing (ICS) (2008)","DOI":"10.1145\/1375527.1375552"},{"issue":"4","key":"1_CR6","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1177\/1094342009347767","volume":"23","author":"F Cappello","year":"2009","unstructured":"Cappello, F., Geist, A., Gropp, B., Kale, L., Kramer, B., Snir, M.: Toward exascale resilience. Int. J. High Perform. Comput. Appl. 23(4), 374\u2013388 (2009)","journal-title":"Int. J. High Perform. Comput. Appl."},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Fang, B., Pattabiraman, K., Ripeanu, M., Gurumurthi, S.: Evaluating the error resilience of parallel programs. In: Fault Tolerance for HPC at eXtreme Scale (FTXS) Workshop (2014)","DOI":"10.1109\/DSN.2014.73"},{"key":"1_CR8","volume-title":"Software-Implemented Hardware Fault Tolerance","author":"O Goloubeva","year":"2006","unstructured":"Goloubeva, O., Rebaudengo, M., Reorda, M.S., Violante, M.: Software-Implemented Hardware Fault Tolerance. Springer, New York (2006)"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Li, D., Vetter, J.S., Yu, W.: Classifying soft error vulnerabilities in extreme-scale scientific applications using a binary instrumentation tool. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (2012)","DOI":"10.1109\/SC.2012.29"},{"key":"1_CR10","unstructured":"Luk, C.-K., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the Conference on Programming language Design and Implementation (2005)"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Luo, Y., Govindan, S., Sharma, B., Santaniello, M., Meza, J., Kansal, A., Liu, J., Khessib, B., Vaid, K., Mutlu, O.: Characterizing application memory error vulnerability to optimize datacenter cost via heterogeneous-reliability memory. In: Proceedings of the International Conference on Dependable Systems and Networks (2014)","DOI":"10.1109\/DSN.2014.50"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Shantharam, M., Srinivasmurthy, S., Raghavan, P.: Characterizing the impact of soft errors on iterative methods in scientific computing. In: International Conference on Supercomputing (ICS) (2011)","DOI":"10.1145\/1995896.1995922"},{"key":"1_CR13","unstructured":"Shivakumar, P., Kistler, M., Keckler, S., Burger, D., Alvisi, L.: Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the International Conference on Dependable Systems and Networks (2002)"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Sridharan, V., Kaeli, D.R.: Eliminating microarchitectural dependency from architectural vulnerability. In: Proceedings of IEEE 15th International Symposium on High Performance Computer Architecture (HPCA) (2009)","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Utrera, G., Gil, M., Martorell, X.: Analyzing the impact of programming models for efficient communication overlap in high-speed networks. In: International Conference on High Performance Computing and Simulation (HPCS) (2014)","DOI":"10.1109\/HPCSim.2014.6903689"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Weaver, C., Emer, J., Mukherjee, S.S., Reinhardt, S.K.: Techniques to reduce the soft error rate of a high-performance microprocessor. In: 31st Annual International Symposium on Computer Architecture (ISCA) (2004)","DOI":"10.1145\/1028176.1006723"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Wei, J., Thomas, A., Li, G., Pattabiraman, K.: Quantifying the accuracy of high-level fault injection techniques for hardware faults. In: International Conference on Dependable Systems and Networks (DSN) (2014)","DOI":"10.1109\/DSN.2014.2"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Yan, J., Zhang, W.: Evaluating instruction cache vulnerability to transient errors. In: Proceedings of the 2006 Workshop on MEmory Performance: DEaling with Applications, Systems and Architectures (MEDEA) (2006)","DOI":"10.1145\/1166133.1166136"},{"issue":"2","key":"1_CR19","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MDT.2009.29","volume":"26","author":"W Zhang","year":"2009","unstructured":"Zhang, W.: Computing and minimizing cache vulnerability to transient errors. IEEE Des. Test 26(2), 44\u201351 (2009)","journal-title":"IEEE Des. Test"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-32149-3_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,15]],"date-time":"2020-12-15T01:06:28Z","timestamp":1607994388000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-32149-3_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319321486","9783319321493"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-32149-3_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"2 April 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}