{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T04:43:55Z","timestamp":1725857035803},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319393445"},{"type":"electronic","value":"9783319393452"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-39345-2_7","type":"book-chapter","created":{"date-parts":[[2016,6,3]],"date-time":"2016-06-03T01:40:26Z","timestamp":1464918026000},"page":"73-81","source":"Crossref","is-referenced-by-count":2,"title":["Adopting Decision Tree Based Policy Enforcement Mechanism to Protect Reconfigurable Devices"],"prefix":"10.1007","author":[{"given":"Mario","family":"Barbareschi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonino","family":"Mazzeo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvatore","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,6,4]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Amato, F., Chianese, A., Moscato, V., Picariello, A., Sperli, G.: Snops: A Smart Environment for Cultural Heritage Applications, pp. 49\u201356 (2012)","DOI":"10.1145\/2389936.2389947"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Amato, F., Fasolino, A., Mazzeo, A., Moscato, V., Picariello, A., Romano, S., Tramontana, P.: Ensuring Semantic Interoperability for E-health Applications, pp. 315\u2013320 (2011)","DOI":"10.1109\/CISIS.2011.52"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Barbareschi, M.: Implementing hardware decision tree prediction: a scalable approach. In: IEEE International Conference on Advanced Information Networking and Applications (AINA-2016). IEEE (2016)","DOI":"10.1109\/WAINA.2016.171"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Battista, E., Casola, V., Mazzocca, A.M.E.N.: On the adoption of fpga for protecting cyber physical infrastructures. In: 2013 Eighth International Conference on P2P, Parallel, Grid, Cloud and Internet Computing (3PGCIC), pp. 430\u2013435. IEEE (2013)","DOI":"10.1109\/3PGCIC.2013.72"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Battista, E., Mazzocca, N., Venkatesan, S.: A hardware accelerator for data classification within the sensing infrastructure. In: 2014 IEEE 15th International Conference on Information Reuse and Integration (IRI), pp. 400\u2013405. IEEE (2014)","DOI":"10.1109\/IRI.2014.7051917"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Mazzeo, A., Vespoli, A.: Network traffic analysis using android on a hybrid computing architecture. In: Algorithms and Architectures for Parallel Processing, pp. 141\u2013148. Springer (2013)","DOI":"10.1007\/978-3-319-03889-6_16"},{"issue":"2","key":"7_CR7","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1504\/IJBDI.2015.069093","volume":"2","author":"M Barbareschi","year":"2015","unstructured":"Barbareschi, M., Mazzeo, A., Vespoli, A.: Malicious traffic analysis on mobile devices: a hardware solution. Int. J. Big Data Intell. 2(2), 117\u2013126 (2015)","journal-title":"Int. J. Big Data Intell."},{"issue":"4","key":"7_CR8","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/SURV.2011.072210.00075","volume":"13","author":"H Chen","year":"2011","unstructured":"Chen, H., Chen, Y., Summerville, D.H.: A survey on the application of fpgas for network infrastructure security. Commun. Surv. Tutorials IEEE 13(4), 541\u2013561 (2011)","journal-title":"Commun. Surv. Tutorials IEEE"},{"issue":"1","key":"7_CR9","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1109\/TII.2014.2370532","volume":"11","author":"A Cilardo","year":"2015","unstructured":"Cilardo, A.: New techniques and tools for application-dependent testing of fpga-based components. IEEE Trans. Ind. Inf. 11(1), 94\u2013103 (2015)","journal-title":"IEEE Trans. Ind. Inf."},{"issue":"5","key":"7_CR10","doi-asserted-by":"crossref","first-page":"810","DOI":"10.1109\/TIFS.2013.2256898","volume":"8","author":"A Cilardo","year":"2013","unstructured":"Cilardo, A., Mazzocca, N.: Exploiting vulnerabilities in cryptographic hash functions based on reconfigurable hardware. IEEE Trans. Inf. Forensics Secur. 8(5), 810\u2013820 (2013)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"6","key":"7_CR11","first-page":"300","volume":"8","author":"A Cilardo","year":"2014","unstructured":"Cilardo, A., Barbareschi, M., Mazzeo, A.: Secure distribution infrastructure for hardware digital contents. CDT, IET 8(6), 300\u2013310 (2014)","journal-title":"CDT, IET"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Gallo, L., Mazzocca, N.: Design space exploration for high-level synthesis of multi-threaded applications. J. Syst. Archit. 59(10, Part D), 1171\u20131183 (2013). http:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762113001537","DOI":"10.1016\/j.sysarc.2013.08.005"},{"key":"7_CR13","unstructured":"Drimer, S., G\u00fcneysu, T., Kuhn, M.G., Paar, C.: Protecting multiple cores in a single fpga design. http:\/\/www.cl.cam.ac.uk\/sd410\/ (2008). Accessed May 2008"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Huffmire, T., Brotherton, B., Wang, G., Sherwood, T., Kastner, R., Levin, T., Nguyen, T., Irvine, C.: Moats and drawbridges: an isolation primitive for reconfigurable hardware based systems. In: IEEE Symposium on Security and Privacy, 2007. SP\u201907, pp. 281\u2013295. IEEE (2007)","DOI":"10.1109\/SP.2007.28"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Huffmire, T., Prasad, S., Sherwood, T., Kastner, R.: Policy-driven memory protection for reconfigurable hardware. In: Computer Security\u2013ESORICS 2006, pp. 461\u2013478. Springer (2006)","DOI":"10.1007\/11863908_28"},{"issue":"2","key":"7_CR16","first-page":"11","volume":"9","author":"H Kashyap","year":"2016","unstructured":"Kashyap, H., Chaves, R.: Compact and on-the-fly secure dynamic reconfiguration for volatile fpgas. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 9(2), 11 (2016)","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Kastner, R., Huffmire, T.: Threats and challenges in reconfigurable hardware security. Technical report, DTIC Document (2008)","DOI":"10.21236\/ADA511928"},{"issue":"1","key":"7_CR18","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/TIFS.2011.2169667","volume":"7","author":"R Maes","year":"2012","unstructured":"Maes, R., Schellekens, D., Verbauwhede, I.: A pay-per-use licensing scheme for hardware ip cores in recent sram-based fpgas. IEEE Trans. Inf. Forensics Secur. 7(1), 98\u2013108 (2012)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"3","key":"7_CR19","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/JSSC.2005.864128","volume":"41","author":"K Pagiamtzis","year":"2006","unstructured":"Pagiamtzis, K., Sheikholeslami, A.: Content-addressable memory (cam) circuits and architectures: a tutorial and survey. IEEE J. Solid-State Circuits 41(3), 712\u2013727 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Qu, Y.R., Zhou, S., Prasanna, V.K.: High-performance architecture for dynamically updatable packet classification on fpga. In: Proceedings of the Ninth ACM\/IEEE Symposium on Architectures for Networking and Communications Systems. pp. 125\u2013136. IEEE Press (2013)","DOI":"10.1109\/ANCS.2013.6665195"},{"key":"7_CR21","unstructured":"Quinlan, J.R.: C4. 5: Programs for Machine Learning. Elsevier (2014)"}],"container-title":["Smart Innovation, Systems and Technologies","Intelligent Interactive Multimedia Systems and Services 2016"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-39345-2_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T06:18:55Z","timestamp":1568009935000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-39345-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319393445","9783319393452"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-39345-2_7","relation":{},"ISSN":["2190-3018","2190-3026"],"issn-type":[{"type":"print","value":"2190-3018"},{"type":"electronic","value":"2190-3026"}],"subject":[],"published":{"date-parts":[[2016]]}}}