{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:30:25Z","timestamp":1774449025053,"version":"3.50.1"},"publisher-location":"Cham","reference-count":49,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319406664","type":"print"},{"value":"9783319406671","type":"electronic"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-40667-1_14","type":"book-chapter","created":{"date-parts":[[2016,6,11]],"date-time":"2016-06-11T11:19:03Z","timestamp":1465643943000},"page":"279-299","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":389,"title":["Flush+Flush: A Fast and Stealthy Cache Attack"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Gruss","sequence":"first","affiliation":[]},{"given":"Cl\u00e9mentine","family":"Maurice","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Wagner","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,6,12]]},"reference":[{"key":"14_CR1","unstructured":"Barresi, A., Razavi, K., Payer, M., Gross, T.R.: CAIN: silently breaking ASLR in the cloud. In: WOOT 2015 (2015)"},{"key":"14_CR2","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES. Technical report, Department of Mathematics, Statistics, and Computer Science, University of Illinois at Chicago (2005)"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Bhattacharya, S., Mukhopadhyay, D.: Who watches the watchmen?: Utilizing Performance Monitors for Compromising keys of RSA on Intel Platforms. Cryptology ePrint Archive, Report 2015\/621 (2015)","DOI":"10.1007\/978-3-662-48324-4_13"},{"key":"14_CR4","unstructured":"Brickell, E., Graunke, G., Neve, M., Seifert, J.P.: Software mitigations to hedge AES against cache-based software side channel vulnerabilities. Cryptology ePrint Archive, Report 2006\/052 (2006)"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Chiappetta, M., Savas, E., Yilmaz, C.: Real time detection of cache-based side-channel attacks using hardware performance counters. Cryptology ePrint Archive, Report 2015\/1034 (2015)","DOI":"10.1016\/j.asoc.2016.09.014"},{"issue":"3","key":"14_CR6","doi-asserted-by":"publisher","first-page":"559","DOI":"10.1145\/2508148.2485970","volume":"41","author":"J Demme","year":"2013","unstructured":"Demme, J., Maycock, M., Schmitz, J., Tang, A., Waksman, A., Sethumadhavan, S., Stolfo, S.: On the feasibility of online malware detection with performance counters. ACM SIGARCH Comput. Archit. News 41(3), 559\u2013570 (2013)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"14_CR7","unstructured":"Fogh, A.: Cache side channel attacks (2015). http:\/\/dreamsofastone.blogspot.co.at\/2015\/09\/cache-side-channel-attacks.html"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Fuchs, A., Lee, R.B.: Disruptive prefetching: impact on side-channel attacks and cache designs. In: Proceedings of the 8th ACM International Systems and Storage Conference (SYSTOR 2015) (2015)","DOI":"10.1145\/2757667.2757672"},{"key":"14_CR9","doi-asserted-by":"crossref","first-page":"300","DOI":"10.1007\/978-3-319-40667-1_15","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"Daniel Gruss","year":"2016","unstructured":"Gruss, D., Maurice, C., Mangard, S.: Rowhammer.js: a remote software-induced fault attack in javascript. In: DIMVA 2016 (2016)"},{"key":"14_CR10","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Cache template attacks: automating attacks on inclusive last-level caches. In: USENIX Security Symposium (2015)"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Gullasch, D., Bangerter, E., Krenn, S.: Cache games - Bringing access-based cache attacks on AES to practice. In: S&P 2011 (2011)","DOI":"10.1109\/SP.2011.22"},{"key":"14_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/978-3-319-21476-4_8","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"B G\u00fclmezo\u011flu","year":"2015","unstructured":"G\u00fclmezo\u011flu, B., \u0130nci, M.S., Irazoqui, G., Eisenbarth, T., Sunar, B.: A faster and more realistic Flush+Reload attack on AES. In: Mangard, S., Poschmann, A.Y. (eds.) COSADE 2015. LNCS, vol. 9064, pp. 111\u2013126. Springer, Heidelberg (2015)"},{"key":"14_CR13","unstructured":"Herath, N., Fogh, A.: These are Not Your Grand Daddy\u2019s CPU Performance Counters - CPU Hardware Performance Counters for Security. Black Hat 2015 Briefings. https:\/\/www.blackhat.com\/docs\/us-15\/materials\/us-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU-Performance-Counters-CPU-Hardware-Performance-Counters-For-Security.pdf"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Hund, R., Willems, C., Holz, T.: Practical timing side channel attacks against kernel space ASLR. In: 2013 IEEE Symposium on Security and Privacy, pp. 191\u2013205 (2013)","DOI":"10.1109\/SP.2013.23"},{"key":"14_CR15","unstructured":"Intel: Intel$$\\textregistered $$ 64 and IA-32 Architectures Software Developer\u2019s Manual, vol. 3 (3A, 3B & 3C): System Programming Guide 253665 (2014)"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: S$A: a shared cache attack that works across cores and defies VM sandboxing - and its application to AES. In: S&P 2015 (2015)","DOI":"10.1109\/SP.2015.42"},{"issue":"1","key":"14_CR17","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1515\/popets-2015-0003","volume":"2015","author":"Gorka Irazoqui","year":"2015","unstructured":"Irazoqui, G., Inci, M.S., Eisenbarth, T., Sunar, B.: Know thy neighbor: crypto library detection in cloud. In: Proceedings on Privacy Enhancing Technologies, vol. 1(1), pp. 25\u201340 (2015)","journal-title":"Proceedings on Privacy Enhancing Technologies"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Inci, M.S., Eisenbarth, T., Sunar, B.: Lucky 13 strikes back. In: AsiaCCS 2015 (2015)","DOI":"10.1145\/2714576.2714625"},{"key":"14_CR19","unstructured":"Kim, T., Peinado, M., Mainar-Ruiz, G.: StealthMem: system-level protection against cache-based side channel attacks in the cloud. In: Proceedings of the 21st USENIX Security Symposium (2012)"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Kim, Y., Daly, R., Kim, J., Fallin, C., Lee, J.H., Lee, D., Wilkerson, C., Lai, K., Mutlu, O.: Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors. In: Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA 2014) (2014)","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Kong, J., Ac\u0131i\u00e7mez, O., Seifert, J.P., Zhou, H.: Hardware-software integrated approaches to defend against software cache-based side channel attacks. In: Proceedings of the 15th International Symposium on High Performance Computer Architecture (HPCA 2009), pp. 393\u2013404 (2009)","DOI":"10.1109\/HPCA.2009.4798277"},{"key":"14_CR22","unstructured":"Lipp, M., Gruss, D., Spreitzer, R., Mangard, S.: Armageddon: Last-level cacheattacks on mobile devices. CoRR abs\/1511.04897 (2015)"},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Liu, F., Lee, R.B.: Random fill cache architecture. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO 2014), pp. 203\u2013215 (2014)","DOI":"10.1109\/MICRO.2014.28"},{"key":"14_CR24","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: S&P 2015 (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"14_CR25","unstructured":"lwn.net: 2.6.26-rc1 short-form changelog, May 2008. https:\/\/lwn.net\/Articles\/280913\/"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Malone, C., Zahran, M., Karri, R.: Are hardware performance counters a cost effective way for integrity checking of programs. In: Proceedings of the Sixth ACM Workshop on Scalable Trusted Computing (2011)","DOI":"10.1145\/2046582.2046596"},{"key":"14_CR27","doi-asserted-by":"crossref","unstructured":"Maurice, C., Le Scouarnec, N., Neumann, C., Heen, O., Francillon, A.: Reverse engineering intel complex addressing using performance counters. In: RAID (2015)","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"14_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1007\/978-3-319-20550-2_3","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"C Maurice","year":"2015","unstructured":"Maurice, C., Neumann, C., Heen, O., Francillon, A.: C5: cross-cores cache covert channel. In: Almgren, M., Gulisano, V., Maggi, F. (eds.) DIMVA 2015. LNCS, vol. 9148, pp. 46\u201364. Springer, Heidelberg (2015)"},{"key":"14_CR29","doi-asserted-by":"crossref","unstructured":"Oren, Y., Kemerlis, V.P., Sethumadhavan, S., Keromytis, A.D.: The spy in the sandbox: practical cache attacks in JavaScript and their implications. In: CCS 2015 (2015)","DOI":"10.1145\/2810103.2813708"},{"key":"14_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11605805_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2006","author":"DA Osvik","year":"2006","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Pointcheval, D. (ed.) CT-RSA 2006. LNCS, vol. 3860, pp. 1\u201320. Springer, Heidelberg (2006)"},{"key":"14_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"138","DOI":"10.1007\/978-3-319-30806-7_9","volume-title":"Engineering Secure Software and Systems","author":"M Payer","year":"2016","unstructured":"Payer, M.: HexPADS: a platform to detect \u201cStealth\u201d attacks. In: Caballero, J., et al. (eds.) ESSoS 2016. LNCS, vol. 9639, pp. 138\u2013154. Springer, Heidelberg (2016). doi:10.1007\/978-3-319-30806-7_9"},{"key":"14_CR32","unstructured":"Percival, C.: Cache missing for fun and profit. In: Proceedings of BSDCan (2005)"},{"issue":"2","key":"14_CR33","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1145\/1273440.1250709","volume":"35","author":"MK Qureshi","year":"2007","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. ACM SIGARCH Comput. Archit. News 35(2), 381\u2013391 (2007)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"14_CR34","doi-asserted-by":"crossref","unstructured":"Raj, H., Nathuji, R., Singh, A., England, P.: Resource management for isolation enhanced cloud services. In: Proceedings of the 1st ACM Cloud Computing Security Workshop (CCSW 2009), pp. 77\u201384 (2009)","DOI":"10.1145\/1655008.1655019"},{"key":"14_CR35","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: CCS 2009 (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"14_CR36","unstructured":"Seaborn, M., Dullien, T.: Exploiting the DRAM rowhammer bug to gain kernel privileges. In: Black Hat (2015)"},{"key":"14_CR37","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/978-3-642-40026-1_13","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"R Spreitzer","year":"2013","unstructured":"Spreitzer, R., Plos, T.: Cache-access pattern attack on disaligned AES T-tables. In: Prouff, E. (ed.) COSADE 2013. LNCS, vol. 7864, pp. 200\u2013214. Springer, Heidelberg (2013)"},{"key":"14_CR38","doi-asserted-by":"crossref","unstructured":"Tannous, A., Trostle, J.T., Hassan, M., McLaughlin, S.E., Jaeger, T.: New side channels targeted at passwords. In: ACSAC, pp. 45\u201354 (2008)","DOI":"10.1109\/ACSAC.2008.47"},{"issue":"1","key":"14_CR39","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptology 23(1), 37\u201371 (2010)","journal-title":"J. Cryptology"},{"key":"14_CR40","doi-asserted-by":"crossref","unstructured":"Uhsadel, L., Georges, A., Verbauwhede, I.: Exploiting hardware performance counters. In: 5th Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2008) (2008)","DOI":"10.1109\/FDTC.2008.19"},{"issue":"2","key":"14_CR41","doi-asserted-by":"publisher","first-page":"494","DOI":"10.1145\/1273440.1250723","volume":"35","author":"Z Wang","year":"2007","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. ACM SIGARCH Comput. Archit. News 35(2), 494 (2007)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"14_CR42","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: A novel cache architecture with enhanced performance and security. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO 2008), pp. 83\u201393 (2008)","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"14_CR43","doi-asserted-by":"crossref","unstructured":"Willems, C., Hund, R., Fobian, A., Felsch, D., Holz, T., Vasudevan, A.: Down to the bare metal: using processor features for binary analysis. In: ACSAC 2012 (2012)","DOI":"10.1145\/2420950.2420980"},{"key":"14_CR44","unstructured":"Xia, Y., Liu, Y., Chen, H., Zang, B.: CFIMon: detecting violation of control flow integrity using performance counters. In: DSN 2012 (2012)"},{"key":"14_CR45","unstructured":"Yarom, Y., Falkner, K.: Flush+Reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium (2014)"},{"key":"14_CR46","unstructured":"Zhang, K., Wang, X.: Peeping tom in the neighborhood: keystroke eavesdropping on multi-user systems. In: USENIX Security Symposium (2009)"},{"key":"14_CR47","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Juels, A., Oprea, A., Reiter, M.K.: HomeAlone: co-residency detection in the cloud via side-channel analysis. In: S&P 2011 (2011)","DOI":"10.1109\/SP.2011.31"},{"key":"14_CR48","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Juels, A., Reiter, M.K., Ristenpart, T.: Cross-tenant side-channel attacks in PaaS clouds. In: CCS 2014 (2014)","DOI":"10.1145\/2660267.2660356"},{"key":"14_CR49","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Reiter, M.: D\u00fcppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud. In: CCS 2013 (2013)","DOI":"10.1145\/2508859.2516741"}],"container-title":["Lecture Notes in Computer Science","Detection of Intrusions and Malware, and Vulnerability Assessment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-40667-1_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T21:28:33Z","timestamp":1748986113000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-40667-1_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319406664","9783319406671"],"references-count":49,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"12 June 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}