{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:21:51Z","timestamp":1740097311272,"version":"3.37.3"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319413204"},{"type":"electronic","value":"9783319413211"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-41321-1_3","type":"book-chapter","created":{"date-parts":[[2016,6,14]],"date-time":"2016-06-14T06:19:15Z","timestamp":1465885155000},"page":"39-58","source":"Crossref","is-referenced-by-count":2,"title":["TCU: A Multi-Objective Hardware Thread Mapping Unit for HPC Clusters"],"prefix":"10.1007","author":[{"given":"Ravi Kumar","family":"Pujari","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,6,15]]},"reference":[{"key":"3_CR1","unstructured":"Association, I.T.: InfiniBand Architecture Specification, Release 1.0 (2000). http:\/\/www.infinibandta.org\/specs"},{"issue":"6","key":"3_CR2","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10\u201316 (2005). http:\/\/dx.doi.org\/10.1109\/MM.2005.110","journal-title":"IEEE Micro"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Colmenares, J., Eads, G., Hofmeyr, S., Bird, S., Moreto, M., Chou, D., Gluzman, B., Roman, E., Bartolini, D., Mor, N., Asanovic, K., Kubiatowicz, J.: Tessellation: refactoring the OS around explicit resource containers with continuous adaptation. In: 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u201310, May 2013","DOI":"10.1145\/2463209.2488827"},{"issue":"9","key":"3_CR4","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2000726","volume":"16","author":"A Coskun","year":"2008","unstructured":"Coskun, A., Rosing, T., Whisnant, K., Gross, K.: Static and dynamic temperature-aware scheduling for multiprocessor SoCs. IEEE Trans. Very Large Scale Integr. VLSI Syst. 16(9), 1127\u20131140 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"1","key":"3_CR5","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/99.660313","volume":"5","author":"L Dagum","year":"1998","unstructured":"Dagum, L., Menon, R.: OpenMP: an industry standard API for shared-memory programming. IEEE Comput. Sci. Eng. 5(1), 46\u201355 (1998). http:\/\/dx.doi.org\/10.1109\/99.660313","journal-title":"IEEE Comput. Sci. Eng."},{"key":"3_CR6","unstructured":"Esmaeilzadeh, H., Blem, E., St. Amant, R., Sankaralingam, K., Burger, D.: Dark silicon and the end of multicore scaling. In: Proceedings of the 38th Annual International Symposium on Computer Architecture, pp. 365\u2013376, ISCA 2011. ACM, New York, NY, USA (2011). http:\/\/doi.acm.org\/10.1145\/2000064.2000108"},{"issue":"5","key":"3_CR7","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/277652.277725","volume":"33","author":"M Frigo","year":"1998","unstructured":"Frigo, M., Leiserson, C.E., Randall, K.H.: The implementation of the Cilk-5 multithreaded language. SIGPLAN Not. 33(5), 212\u2013223 (1998). http:\/\/doi.acm.org\/10.1145\/277652.277725","journal-title":"SIGPLAN Not."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Henkel, J., Herkersdorf, A., Bauer, L., Wild, T., Hubner, M., Pujari, R., Grudnitsky, A., Heisswolf, J., Zaib, A., Vogel, B., Lari, V., Kobbe, S.: Invasive manycore architectures. In: 2012 17th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 193\u2013200, January 2012","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Howard, J., Dighe, S., Hoskote, Y., Vangal, S., Finan, D., Ruhl, G., Jenkins, D., Wilson, H., Borkar, N., Schrom, G., Pailet, F., Jain, S., Jacob, T., Yada, S., Marella, S., Salihundam, P., Erraguntla, V., Konow, M., Riepen, M., Droege, G., Lindemann, J., Gries, M., Apel, T., Henriss, K., Lund-Larsen, T., Steibl, S., Borkar, S., De, V., Van Der Wijngaart, R., Mattson, T.: A 48-core IA-32 message-passing processor with DVFS in 45\u00a0nm CMOS. In: 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 108\u2013109, February 2010","DOI":"10.1109\/ISSCC.2010.5434077"},{"issue":"2","key":"3_CR10","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/1273440.1250683","volume":"35","author":"S Kumar","year":"2007","unstructured":"Kumar, S., Hughes, C.J., Nguyen, A.: Carbon: architectural support for fine-grained parallelism on chip multiprocessors. SIGARCH Comput. Archit. News 35(2), 162\u2013173 (2007). http:\/\/doi.acm.org\/10.1145\/1273440.1250683","journal-title":"SIGARCH Comput. Archit. News"},{"key":"3_CR11","unstructured":"Li, Y., Skadron, K., Brooks, D., Hu, Z.: Performance, energy, and thermal considerations for SMT and CMP architectures. In: 11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005, pp. 71\u201382, February 2005"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Pujari, R.K., Wild, T., Herkersdorf, A., Vogel, B., Henkel, J.: Hardware assisted thread assignment for RISC based MPSoCs in invasive computing. In: 2011 13th International Symposium on Integrated Circuits (ISIC), pp. 106\u2013109, December 2011. http:\/\/doi.acm.org\/10.1109\/ISICir.2011.6131920","DOI":"10.1109\/ISICir.2011.6131920"},{"key":"3_CR13","volume-title":"Intel Threading Building Blocks","author":"J Reinders","year":"2007","unstructured":"Reinders, J.: Intel Threading Building Blocks, 1st edn. O\u2019Reilly & Associates Inc., Sebastopol (2007)","edition":"1"},{"key":"3_CR14","volume-title":"Concurrent Programming in ERLANG","author":"R Virding","year":"1996","unstructured":"Virding, R., Wikstr\u00f6m, C., Williams, M.: Concurrent Programming in ERLANG, 2nd edn. Prentice Hall International (UK) Ltd., Hertfordshire (1996)","edition":"2"},{"issue":"5","key":"3_CR15","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.C., Brown III, J.F., Agarwal, A.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007). http:\/\/dx.doi.org\/10.1109\/MM.2007.89","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-41321-1_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T14:30:41Z","timestamp":1568039441000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-41321-1_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319413204","9783319413211"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-41321-1_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}