{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T04:18:39Z","timestamp":1749010719986,"version":"3.41.0"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319425528"},{"type":"electronic","value":"9783319425535"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-42553-5_29","type":"book-chapter","created":{"date-parts":[[2016,7,18]],"date-time":"2016-07-18T11:42:23Z","timestamp":1468842143000},"page":"342-351","source":"Crossref","is-referenced-by-count":0,"title":["An Asynchronous 2D-Torus Network-on-Chip Using Adaptive Routing Algorithm"],"prefix":"10.1007","author":[{"given":"Zhenni","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingjiao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aiyun","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,7,19]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/b105353","volume-title":"Network on Chip","author":"A Jantsch","year":"2003","unstructured":"Jantsch, A., Tenhunen, H.: Network on Chip. Kluwer Academic Publishers, Berlin (2003)"},{"issue":"1","key":"29_CR2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","volume":"28","author":"R Marculescu","year":"2009","unstructured":"Marculescu, R., Ogras, U., Peh, L.S., et al.: Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 28(1), 3\u201321 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"2","key":"29_CR3","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1049\/ip-cdt:20045093","volume":"152","author":"M Amde","year":"2005","unstructured":"Amde, M., Felicijan, T., Efthymiou, A., et al.: Asynchronous on-chip networks. Comput. Digit. Tech. 152(2), 273\u2013283 (2005)","journal-title":"Comput. Digit. Tech."},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., et al.: An 80-Tile 1.28TFLOPS Network-on-Chip in 65\u00a0nm CMOS. In: Proceedings of the 2007 Solid-State Circuits Conference, pp. 98\u2013589 (2007)","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"29_CR5","unstructured":"Chapiro, D.: Globally asynchronous locally synchronous systems. Ph.D. dissertation, Department Computer Science, Stranford University (1984)"},{"issue":"2","key":"29_CR6","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/TCAD.2011.2170071","volume":"31","author":"C Hernandez","year":"2012","unstructured":"Hernandez, C., Roca, A., Silla, F., et al.: On the impact of within-die process variation in GALS-based NoC performance. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 31(2), 294\u2013307 (2012)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"6","key":"29_CR7","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/TCAD.2010.2048594","volume":"29","author":"AT Tran","year":"2010","unstructured":"Tran, A.T., Truong, D.N., Baas, B.: A reconfigurable source synchronous on-chip network for GALS many-core platforms. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29(6), 897\u2013910 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"4","key":"29_CR8","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1109\/TCAD.2011.2114970","volume":"30","author":"M Horak","year":"2011","unstructured":"Horak, M., Nowick, S., Carlberg, M., et al.: A low-overhead asynchronous interconnection network for GALS chip multiprocessors. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 30(4), 494\u2013507 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"6","key":"29_CR9","first-page":"699","volume":"24","author":"S Wei","year":"2012","unstructured":"Wei, S., Edwards, D.: Survey of asynchronous Networks-on-Chip. J. Comput. Aided Des. Comput. Graph. 24(6), 699\u2013709 (2012)","journal-title":"J. Comput. Aided Des. Comput. Graph."},{"key":"29_CR10","unstructured":"International Technology Roadmap for semiconductor. Chapter design [OL] [10-10-2011]. http:\/\/www.itrs.net\/Link\/2009ITRs\/Home2009.html"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Belgne, E., clermidy, F., Vivet, P., et al.: An asynchronous NoC architecture providing low latency service and its multi-level design framework. In: Proceedings of the 11th International Symposium on Asynchronous Circuits and Systems, pp. 54\u201363 (2005)","DOI":"10.1109\/ASYNC.2005.10"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Bjerregaard, T., Sparso, J.: A router architecture for connection-oriented service guarantees in the MANGO clockless Network-on-Chip. In: Proceedings of the conference on Design, Automation and Test in Europe, pp. 1226\u20131231 (2005)","DOI":"10.1109\/DATE.2005.36"},{"issue":"5","key":"29_CR13","doi-asserted-by":"crossref","first-page":"454","DOI":"10.1109\/MDT.2007.149","volume":"24","author":"LA Plana","year":"2007","unstructured":"Plana, L.A., Furber, S.B., Temple, S., et al.: A GALS infrastructure for a massively parallel multiprocessor. IEEE Des. Test Comput. 24(5), 454\u2013463 (2007)","journal-title":"IEEE Des. Test Comput."},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"Panades, I.M., Greiner, A.: Bi-synchronous FIFO for synchronous circuit communication well suited for Network-on-Chip in GALS architectures. In: Proceedings of the First International Symposium on Networks-on-Chip, pp. 83\u201394 (2007)","DOI":"10.1109\/NOCS.2007.14"},{"key":"29_CR15","volume-title":"Asynchronous Implementation of a Distributed Network-on-Chip","author":"A Sheibanyrad","year":"2008","unstructured":"Sheibanyrad, A.: Asynchronous Implementation of a Distributed Network-on-Chip. University of Pierre et Marie Curie. Laboratory of Computer Sciences, Paris (2008)"},{"issue":"9","key":"29_CR16","doi-asserted-by":"crossref","first-page":"1387","DOI":"10.1109\/TCAD.2011.2149870","volume":"30","author":"D Gebhardt","year":"2011","unstructured":"Gebhardt, D., You, J.S., Stevens, K.: Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 30(9), 1387\u20131399 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"3","key":"29_CR17","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/TC.2013.81","volume":"63","author":"N Onizawa","year":"2014","unstructured":"Onizawa, N., Atsushi, M., Tomoyoshi, F.: High throughput compact delay-insensitive asynchronous NoC router. IEEE Trans. Comput. 63(3), 637\u2013649 (2014)","journal-title":"IEEE Trans. Comput."},{"key":"29_CR18","doi-asserted-by":"crossref","unstructured":"Alhussien, A., Wang, C.F., Bagherzadeh, N.: A scalable delay insensitive asynchronous NoC with adaptive routing. In: Proceedings of the 17th International Conference on Telecommunications, pp. 995\u20131002 (2010)","DOI":"10.1109\/ICTEL.2010.5478830"},{"key":"29_CR19","first-page":"85","volume-title":"Asynchronous Circuit Design","author":"JM Chris","year":"2004","unstructured":"Chris, J.M.: Asynchronous Circuit Design, pp. 85\u2013130. Wiley-Interscience, New York (2004)"},{"key":"29_CR20","volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","author":"S Jens","year":"2009","unstructured":"Jens, S., Steve, F.: Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, London (2009)"}],"container-title":["Lecture Notes in Computer Science","Big Data Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-42553-5_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T01:57:59Z","timestamp":1749002279000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-42553-5_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319425528","9783319425535"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-42553-5_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}