{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:40:05Z","timestamp":1749577205799,"version":"3.41.0"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319453774"},{"type":"electronic","value":"9783319453781"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-45378-1_44","type":"book-chapter","created":{"date-parts":[[2016,9,8]],"date-time":"2016-09-08T05:04:15Z","timestamp":1473311055000},"page":"493-503","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["On Using Speed as the Criteria of State Selection for Minimization of Finite State Machines"],"prefix":"10.1007","author":[{"given":"Adam","family":"Klimowicz","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,9]]},"reference":[{"unstructured":"Hallbauer, G.: Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits. In: 1974 Proceedings of the International IFAC Symposium on Discrete Systems, Riga, Pergamons, pp. 272\u2013282 (1974)","key":"44_CR1"},{"unstructured":"Lee, E.B., Perkowski, M.: Concurrent minimization and state assignment of finite state machines. In: 1984 Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, Minneapolis. IEEE Computer Society (1984)","key":"44_CR2"},{"doi-asserted-by":"crossref","unstructured":"Avedillo, M.J., Quintana, J.M., Huertas, J.L.: SMAS: a program for concurrent state reduction and state assignment of finite state machines. In: 1991 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, pp. 1781\u20131784. IEEE (1991)","key":"44_CR3","DOI":"10.1109\/ISCAS.1991.176749"},{"doi-asserted-by":"crossref","unstructured":"Rama Mohan, C., Chakrabarti, P.: A new approach to synthesis of PLA-based FSM\u2019s. In: 1994 Proceedings of the 7th International Conference on VLSI Design, Calcutta, India, pp. 373\u2013378. IEEE Computer Society (1994)","key":"44_CR4","DOI":"10.1109\/ICVD.1994.282722"},{"doi-asserted-by":"crossref","unstructured":"Gupta, B.N.V.M., Narayanan, H., Desai, M.P.: A state assignment scheme targeting performance and area. In: 1999 Proceedings of the Twelfth International Conference on VLSI Design, Goa, India, pp. 378\u2013383. IEEE Computer Society (1999)","key":"44_CR5","DOI":"10.1109\/ICVD.1999.745185"},{"doi-asserted-by":"crossref","unstructured":"Lindholm, C.: High frequency and low power semi-synchronous PFM state machine. In: 2011 Proceedings of the IEEE International Symposium on Digital Object Identifier, Rio de Janeiro, pp. 1868\u20131871. IEEE Computer Society (2011)","key":"44_CR6","DOI":"10.1109\/ISCAS.2011.5937951"},{"unstructured":"Liu, Z., Arslan, T., Erdogan, A.T.: An embedded low power reconfigurable fabric for finite state machine operations. In: 2006 Proceedings of the International Symposium on Circuits and Systems (ISCAS), Island of Kos, Greece, pp. 4374\u20134377. IEEE Computer Society (2006)","key":"44_CR7"},{"issue":"3","key":"44_CR8","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/92.407005","volume":"3","author":"N Miyazaki","year":"1995","unstructured":"Miyazaki, N., Nakada, H., Tsutsui, A., Yamada, K., Ohta, N.: Performance improvement technique for synchronous circuits realized as LUT-Based FPGA\u2019s. IEEE Trans. Very Large Scale Integr. VLSI Syst. 3(3), 455\u2013459 (1995)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"doi-asserted-by":"crossref","unstructured":"Jozwiak, L., Slusarczyk, A., Chojnacki, A.: Fast and compact sequential circuits through the information-driven circuit synthesis. In: Proceedings of the Euromicro Symposium on Digital Systems Design, Warsaw, Poland, 4\u20136 September 2001, pp. 46\u201353","key":"44_CR9","DOI":"10.1109\/DSD.2001.952116"},{"doi-asserted-by":"crossref","unstructured":"Huang, S.-Y.: On speeding up extended finite state machines using catalyst circuitry. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASAP-DAC), Yokohama, January\u2013February 2001, pp. 583\u2013588","key":"44_CR10","DOI":"10.1145\/370155.370538"},{"doi-asserted-by":"crossref","unstructured":"Nedjah, N., Mourelle, L.: Evolutionary synthesis of synchronous finite state machines. In: Proceedings of the International Conference on Computer Engineering and Systems, Cairo, Egypt, 5\u20137 November 2006, pp. 19\u201324","key":"44_CR11","DOI":"10.1109\/ICCES.2006.320419"},{"issue":"4","key":"44_CR12","first-page":"635","volume":"58","author":"R Czerwi\u0144ski","year":"2010","unstructured":"Czerwi\u0144ski, R., Kania, D.: Synthesis method of high speed finite state machines. Bull. Pol. Acad. Sci. Tech. Sci. 58(4), 635\u2013644 (2010)","journal-title":"Bull. Pol. Acad. Sci. Tech. Sci."},{"issue":"3","key":"44_CR13","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1134\/S106423071303009X","volume":"52","author":"A Klimowicz","year":"2013","unstructured":"Klimowicz, A., Solov\u2019ev, V.V.: Minimization of incompletely specified mealy finite-state machines by merging two internal states. J. Comput. Syst. Sci. Int. 52(3), 400\u2013409 (2013)","journal-title":"J. Comput. Syst. Sci. Int."},{"key":"44_CR14","volume-title":"Logic Synthesis of Cascade Circuits","author":"AD Zakrevskij","year":"1981","unstructured":"Zakrevskij, A.D.: Logic Synthesis of Cascade Circuits. Nauka, Moscow (1981). [in Russian]"},{"unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide, version 3.0. Technical report, North Carolina, Microelectronics Center of North Carolina (1991)","key":"44_CR15"},{"key":"44_CR16","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1109\/43.259940","volume":"13","author":"J-K Rho","year":"1994","unstructured":"Rho, J.-K., Hachtel, G., Somenzi, F., Jacoby, R.: Exact and heuristic algorithms for the minimization of incompletely specified state machines. IEEE Trans. Comput.-Aid. Des. 13, 167\u2013177 (1994)","journal-title":"IEEE Trans. Comput.-Aid. Des."},{"issue":"3-4","key":"44_CR17","doi-asserted-by":"publisher","first-page":"289","DOI":"10.1155\/1995\/67208","volume":"3","author":"T Luba","year":"1995","unstructured":"Luba, T., Selvaraj, H.: A general approach to boolean function decomposition and its applications in FPGA-based synthesis. VLSI Des. 3(3-4), 289\u2013300 (1995)","journal-title":"VLSI Des."},{"issue":"2","key":"44_CR18","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1134\/S1064230714020154","volume":"53","author":"VV Solov\u2019ev","year":"2014","unstructured":"Solov\u2019ev, V.V.: Complex minimization method for finite state machines implemented on programmable logic devices. J. Comput. Syst. Sci. Int. 53(2), 186\u2013194 (2014)","journal-title":"J. Comput. Syst. Sci. Int."}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-45378-1_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T17:23:58Z","timestamp":1749576238000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-45378-1_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319453774","9783319453781"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-45378-1_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"9 September 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Computer Information Systems and Industrial Management","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Vilnius","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lithuania","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14 September 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 September 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisim2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}