{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T18:40:05Z","timestamp":1749580805009,"version":"3.41.0"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319460963"},{"type":"electronic","value":"9783319460970"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-46097-0_2","type":"book-chapter","created":{"date-parts":[[2016,9,12]],"date-time":"2016-09-12T09:01:15Z","timestamp":1473670875000},"page":"23-45","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Fault Collapsing in Digital Circuits Using Fast Fault Dominance and Equivalence Analysis with SSBDDs"],"prefix":"10.1007","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lembit","family":"J\u00fcrim\u00e4gi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elmet","family":"Orasson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,9,13]]},"reference":[{"key":"2_CR1","volume-title":"Essentials of Electronic Testing","author":"GML Bushnell","year":"2000","unstructured":"Bushnell, G.M.L., Agrawal, V.D.: Essentials of Electronic Testing. Springer, Boston (2000)"},{"issue":"11","key":"2_CR2","doi-asserted-by":"publisher","first-page":"1008","DOI":"10.1109\/T-C.1973.223637","volume":"C-22","author":"K To","year":"1973","unstructured":"To, K.: Fault folding for irredundant and redundant combinational circuits. IEEE Trans. Comput. C-22(11), 1008\u20131015 (1973)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR3","doi-asserted-by":"crossref","unstructured":"Niermann, T., Patel, J.H.: HITEC: a test generation package for sequential circuits. In: EDAC, pp. 214\u2013218, February 1991","DOI":"10.1109\/EDAC.1991.206393"},{"issue":"11","key":"2_CR4","doi-asserted-by":"publisher","first-page":"1361","DOI":"10.1109\/12.247839","volume":"42","author":"TP Kelsey","year":"1993","unstructured":"Kelsey, T.P., Saluja, K.K., Lee, S.Y.: An efficient algorithm for sequential circuit test generation. IEEE Trans. Comput. 42(11), 1361\u20131371 (1993)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR5","unstructured":"Sandireddy, R.K.K.R., Agrawal, V.D.: Using hierarchy in design automation: the fault collapsing problem. In: Proceedings of the 11th VLSI Design and Test Symposium Kolkata, 8\u201311 August 2007"},{"issue":"5","key":"2_CR6","first-page":"495","volume":"21","author":"A Veneris","year":"2005","unstructured":"Veneris, A., Chang, R., Abadir, M.S., Seyedi, S.: Functional fault equivalence and diagnostic test generation in combinational logic circuits using conventional ATPG. JETTA 21(5), 495\u2013502 (2005)","journal-title":"JETTA"},{"issue":"1","key":"2_CR7","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/54.124518","volume":"9","author":"A Lioy","year":"1992","unstructured":"Lioy, A.: Advanced fault collapsing. IEEE Des. Test Comput. 9(1), 64\u201371 (1992)","journal-title":"IEEE Des. Test Comput."},{"key":"2_CR8","unstructured":"Al-Assad, H., Lee, R.: Simulation based approximate global fault collapsing. In: Proceedings of International Conference on VLSI, pp. 72\u201377 (2002)"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, M.: Level of similarity: a metric for fault collapsing. In: Proceedings of DATE, pp. 56\u201361, February 2004","DOI":"10.1109\/DATE.2004.1268827"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, S.: Safe fault collapsing based on dominance relations. In: Proceedings of ETC, pp. 7\u20138 (2008)","DOI":"10.1109\/ETS.2008.11"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Hahn, R., Krieger, R., Becker, B.: A hierarchical approach to fault collapsing. In: Proceedings of EDTC, pp. 171\u2013176 (1994)","DOI":"10.1109\/EDTC.1994.326880"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Prasad, A.V.S.S., Agrawal, V.D., Atre, M.V.: A new algorithm for global fault collapsing into equivalence and dominance sets. In: Proceedings of ITC, pp. 391\u2013397, October 2002","DOI":"10.1109\/TEST.2002.1041783"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Sethuram, R., Bushnell, M.L., Agrawal, V.D.: Fault nodes in implication graph for equivalence dominance collapsing, and identifying untestable and independent faults. In: Proceedings of VLSI Test Symposium, pp. 329\u2013335 (2008)","DOI":"10.1109\/VTS.2008.20"},{"key":"2_CR14","doi-asserted-by":"crossref","unstructured":"Agrawal, V.D., Prasad, A.V.S.S., Atre, M.V.: Fault collapsing via functional dominance. In: International Test Conference, pp. 274\u2013280 (2003)","DOI":"10.1109\/TEST.2003.1270849"},{"key":"2_CR15","doi-asserted-by":"crossref","unstructured":"Sandireddy, R.K.K.R., Agrawal, V.D.: Diagnostic and detection fault collapsing for multiple output circuits. In: Proceedings of DATE, pp. 1014\u20131019 (2005)","DOI":"10.1109\/DATE.2005.121"},{"issue":"7","key":"2_CR16","doi-asserted-by":"publisher","first-page":"922","DOI":"10.1109\/TCAD.2003.814241","volume":"22","author":"ME Amyeen","year":"2003","unstructured":"Amyeen, M.E., Fuchs, W.K., Pomeranz, I., Boppana, V.: Fault equivalent identification in combinational circuits using implication and evaluation techniques. IEEE Trans. CAD 22(7), 922\u2013936 (2003)","journal-title":"IEEE Trans. CAD"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Vimjam, V.C., Hsiao, M.S.: Efficient fault collapsing via generalized dominance relations. In: Proceedings of VLSI Test Symposium, pp. 258\u2013265 (2006)","DOI":"10.1109\/VTS.2006.31"},{"key":"2_CR18","unstructured":"Adapa, R., Tragoudas, S., Michael, M.K.: Sub-faults identification for collapsing in diagnosis. In: International Conference ISCAS, pp. 815\u2013818 (2006)"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Pomeranz, I., Reddy, S.: Equivalence and dominance relations between fault pairs and their use in fault pair collapsing for fault diagnosis. In: International Conference on VLSI Design, pp. 1\u20136 (2007)","DOI":"10.1109\/VLSID.2007.78"},{"key":"2_CR20","doi-asserted-by":"crossref","unstructured":"Adapa, R., Tragoudas, S., Michael, M.K.: Accelerating diagnosis via dominance relations between sets of faults. In: Proceedings of the VLSI Test Symposium, pp. 219\u2013224 (2007)","DOI":"10.1109\/VTS.2007.10"},{"key":"2_CR21","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R Bryant","year":"1986","unstructured":"Bryant, R.: Graph-based algorithms for boolean function manipulation. IEEE Trans. Comput. C-35, 677\u2013691 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR22","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1109\/54.485782","volume":"13","author":"R Ubar","year":"1996","unstructured":"Ubar, R.: Test synthesis with alternative graphs. IEEE Des. Test Comput. 13, 48\u201359 (1996). Springer","journal-title":"IEEE Des. Test Comput."},{"key":"2_CR23","doi-asserted-by":"crossref","unstructured":"Ubar, R., Raik, J., Vierhaus, H.-T.: Design and test technology for dependable systems-on-chip. In: IGI Global, p. 550 (2011)","DOI":"10.4018\/978-1-60960-212-3"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Ubar, R., Devadze, S., Raik, J., Jutman, A.: Parallel X-fault simulation with critical path tracing technique. In: Proceedings of DATE (2010)","DOI":"10.1109\/DATE.2010.5456929"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Gorev, M., Ubar, R., Devadze, S.: Fault simulation with parallel exact critical path tracing in multiple core environment. In: DATE (2015)","DOI":"10.7873\/DATE.2015.0226"},{"issue":"7","key":"2_CR26","doi-asserted-by":"publisher","first-page":"985","DOI":"10.1002\/j.1538-7305.1959.tb01585.x","volume":"38","author":"CY Lee","year":"1959","unstructured":"Lee, C.Y.: Representation of switching circuits by binary decision diagrams. Bell Syst. Tech. J. 38(7), 985\u2013999 (1959)","journal-title":"Bell Syst. Tech. J."},{"key":"2_CR27","unstructured":"Ubar, R.: Test generation for digital circuits using alternative graphs. In: Proceedings of the Tallinn Technical University, Tallinn, vol. 409, pp. 75\u201381 (1976)"},{"key":"2_CR28","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/TC.1978.1675141","volume":"27","author":"S Akers","year":"1978","unstructured":"Akers, S.: Binary decision diagrams. IEEE Trans. Comput. 27, 509\u2013516 (1978)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR29","unstructured":"Ubar, R.: Multi-valued simulation of digital circuits with structurally synthesized BDDs. In: Multiple Valued Logic, vol. 4. OPA, Gordon and Breach Publishers (1998)"},{"key":"2_CR30","unstructured":"Jutman, A., Raik, J., Ubar, R.: SSBDDs: Advantageous model and efficient algorithms for digital circuit modeling, simulation and test. In: 5th International Workshop on Boolean Problems, Freiberg, Germany, pp. 157\u2013166, 19\u201320 September 2002"},{"issue":"3","key":"2_CR31","first-page":"303","volume":"24","author":"R Ubar","year":"2011","unstructured":"Ubar, R.: Overview about low-level and high-level decision diagrams for diagnostic modeling of digital systems. Facta Univ. (Nis) Ser.: Electron Energ. 24(3), 303\u2013324 (2011)","journal-title":"Facta Univ. (Nis) Ser.: Electron Energ."},{"key":"2_CR32","doi-asserted-by":"crossref","unstructured":"Mironov, D., Ubar, R.: Lower bounds of the size of shared structurally synthesized BDDs. In: IEEE 17th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), Warsaw, pp. 77\u201382, 23\u201325 April 2014","DOI":"10.1109\/DDECS.2014.6868767"},{"key":"2_CR33","doi-asserted-by":"crossref","unstructured":"Ubar, R., Mironov, D., Raik, J., Jutman, A.: Structural fault collapsing by superposition of BDDs for test generation in digital circuits. In: IEEE ISQED, San Jose, CA, USA, pp. 250\u2013257 (2010)","DOI":"10.1109\/ISQED.2010.5450451"},{"key":"2_CR34","unstructured":"Brglez, F., et al.: Combinational profiles of sequential benchmark circuits. In: ISCAS 1989 (1989)"},{"key":"2_CR35","unstructured":"ITC 1999: http:\/\/www.cad.polito.it\/downloads\/tools\/itc99.html"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design for Reliability, Security, and Low Power"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-46097-0_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T18:11:20Z","timestamp":1749579080000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-46097-0_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319460963","9783319460970"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-46097-0_2","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2016]]},"assertion":[{"value":"13 September 2016","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Daejeon","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Korea (Republic of)","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2015","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2015","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 October 2015","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2015","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}