{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T07:16:58Z","timestamp":1725866218953},"publisher-location":"Cham","reference-count":5,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319465852"},{"type":"electronic","value":"9783319465869"}],"license":[{"start":{"date-parts":[[2016,9,24]],"date-time":"2016-09-24T00:00:00Z","timestamp":1474675200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-46586-9_3","type":"book-chapter","created":{"date-parts":[[2016,9,23]],"date-time":"2016-09-23T07:25:04Z","timestamp":1474615504000},"page":"27-37","source":"Crossref","is-referenced-by-count":0,"title":["Optimization of Read-Only Memory Program Models Mapping into the FPGA Architecture"],"prefix":"10.1007","author":[{"given":"Viktor","family":"Melnyk","sequence":"first","affiliation":[]},{"given":"Ivan","family":"Lopit","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,24]]},"reference":[{"issue":"17","key":"3_CR1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MC.1984.1659158","volume":"6","author":"TA Welch","year":"1984","unstructured":"Welch, T.A.: A technique for high-performance data compression. Computer 6(17), 8\u201319 (1984)","journal-title":"Computer"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Huffman, D.A.: A Method for the construction of minimum-redundancy codes. In: Proceedings of the I.R.E., pp. 1098\u20131102, September 1952","DOI":"10.1109\/JRPROC.1952.273898"},{"key":"3_CR3","unstructured":"Zhou, X., Ito, Y., Nakano, K.: An Efficient Implementation of LZW Decompression Using Block RAMs in the FPGA (Preliminary Version). Bull. Network. Comput. Syst. Softw\u2014 www.bncss.org , 5(1), 12\u201319 (2016). ISSN 2186\u20135140"},{"key":"3_CR4","unstructured":"Acasandrei, L., Neag, M.: Fast parallel Huffman decoder For FPGA implementation. Acta Technica Napocensis: Electron Telecommun. 49(1) (2008)"},{"key":"3_CR5","unstructured":"Chameleon\u2014ASIC Design Automatic Generation Tool. Retrieved: May 30, 2016, from http:\/\/www.intron-innovations.com\/?p=sld_chame"}],"container-title":["Advances in Intelligent Systems and Computing","Information Systems Architecture and Technology: Proceedings of 37th International Conference on Information Systems Architecture and Technology \u2013 ISAT 2016 \u2013 Part II"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-46586-9_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T19:33:16Z","timestamp":1498332796000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-46586-9_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,24]]},"ISBN":["9783319465852","9783319465869"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-46586-9_3","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016,9,24]]}}}