{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:44:50Z","timestamp":1767339890849,"version":"3.37.3"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319479125"},{"type":"electronic","value":"9783319479132"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-47913-2_5","type":"book-chapter","created":{"date-parts":[[2017,1,2]],"date-time":"2017-01-02T04:22:42Z","timestamp":1483330962000},"page":"35-41","source":"Crossref","is-referenced-by-count":1,"title":["A SystemVerilog-UVM Methodology for the Design, Simulation and Verification of Complex Readout Chips in High Energy Physics Applications"],"prefix":"10.1007","author":[{"given":"Sara","family":"Marconi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elia","family":"Conti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pisana","family":"Placidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Scorzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorgen","family":"Christiansen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomasz","family":"Hemperek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,1,3]]},"reference":[{"unstructured":"Hung-Yi, Y.: Highly automated and efficient simulation environment with UVM. In: 2014 International Symposium VLSI Design, Automation and Test (VLSI-DAT) (2013)","key":"5_CR1"},{"doi-asserted-by":"crossref","unstructured":"Zhong G., Zhou J., Xia B.: Parameter and UVM, making a layered testbench powerful. In: 2013 IEEE International Conference ASIC (ASICON) (2013)","key":"5_CR2","DOI":"10.1109\/ASICON.2013.6811929"},{"doi-asserted-by":"crossref","unstructured":"IEEE Standard for SystemVerilog\u2013Unified hardware design, specification, and verification language. http:\/\/dx.doi.org\/10.1109\/IEEESTD.2013.6469140 (2012)","key":"5_CR3","DOI":"10.1109\/IEEESTD.2013.6469140"},{"unstructured":"OVM\/UVM user\u2019s guide. https:\/\/verificationacademy.com\/topics\/verification-methodology (2014)","key":"5_CR4"},{"doi-asserted-by":"crossref","unstructured":"Magazzu G. et al.: Design exploration and verification platform, based on high-level modeling and FPGA prototyping, for fast and flexible digital communication in physics experiments. J. Instrum. 8(2) (2013)","key":"5_CR5","DOI":"10.1088\/1748-0221\/8\/02\/P02021"},{"doi-asserted-by":"crossref","unstructured":"Poikela T. et al.: VeloPix: the pixel ASIC for the LHCb upgrade. J. Instrum. 10(1) (2015)","key":"5_CR6","DOI":"10.1088\/1748-0221\/10\/01\/C01057"},{"doi-asserted-by":"crossref","unstructured":"Zivkovic V. et al.: The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project. J. Instrum. 7(2) (2012)","key":"5_CR7","DOI":"10.1088\/1748-0221\/7\/02\/C02050"},{"unstructured":"Chistiansen, J., Garcia-Sciveres, M.: RD Collaboration proposal: Development of pixel readout integrated circuits for extreme rate and radiation. http:\/\/cds.cern.ch\/record\/1553467?ln=en (2013)","key":"5_CR8"},{"doi-asserted-by":"crossref","unstructured":"Marconi, S., Conti, E., Placidi, P., Christiansen, J., Hemperek, T.: The RD53 collaboration\u2019s SystemVerilog-UVM simulation framework and its general applicability to design of advanced pixel readout chips. J. Instrum. 9(10) (2014)","key":"5_CR9","DOI":"10.1088\/1748-0221\/9\/10\/P10005"},{"doi-asserted-by":"crossref","unstructured":"Conti E., Christiansen J., Placidi P., Marconi S.: Pixel chip architecture optimization based on a simplified statistical and analytical model. J. Instrum. 9(3) (2014)","key":"5_CR10","DOI":"10.1088\/1748-0221\/9\/03\/C03011"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-47913-2_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T23:17:07Z","timestamp":1568675827000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-47913-2_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319479125","9783319479132"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-47913-2_5","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2017]]}}}