{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T07:50:35Z","timestamp":1725868235158},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319484983"},{"type":"electronic","value":"9783319484990"}],"license":[{"start":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T00:00:00Z","timestamp":1476921600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-48499-0_29","type":"book-chapter","created":{"date-parts":[[2016,10,19]],"date-time":"2016-10-19T06:51:04Z","timestamp":1476859864000},"page":"241-248","source":"Crossref","is-referenced-by-count":0,"title":["An XDL Analysis Method for SRAM-Based FPGA"],"prefix":"10.1007","author":[{"given":"Junfeng","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunyi","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinfu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,10,20]]},"reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Srinivasan, S., Gayasen, A., Vijaykrishnan, N.: Improving soft-error tolerance of FPGA configuration bits. In: International Conference on Computer-Aided Design, pp. 107\u2013110. IEEE (2004)","DOI":"10.1109\/ICCAD.2004.1382552"},{"issue":"4","key":"29_CR2","doi-asserted-by":"crossref","first-page":"3063","DOI":"10.1109\/TNS.2013.2270562","volume":"60","author":"M Zhu","year":"2013","unstructured":"Zhu, M., Song, N., Pan, X.: Mitigation and experiment on neutron induced single-event upsets in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 60(4), 3063\u20133073 (2013)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Zarandi, H.R., Miremadi, S.G., Pradhan, D.K.: Soft error mitigation in switch modules of SRAM-based FPGAs. In: IEEE International Symposium on Circuits and Systems, pp. 141\u2013144. IEEE (2007)","DOI":"10.1109\/ISCAS.2007.378241"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Asadi, G., Tahoori, M.B.: Soft error rate estimation and mitigation for SRAM-based FPGAs. In: Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, pp. 149\u2013160. ACM (2005)","DOI":"10.1145\/1046192.1046212"},{"key":"29_CR5","first-page":"306","volume":"1","author":"G Asadi","year":"2005","unstructured":"Asadi, G., Tahoori, M.B.: An accurate ser estimation method based on propagation probability. Comput. Sci. 1, 306\u2013307 (2005)","journal-title":"Comput. Sci."},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Wang, X.F, Si, S.H., Gao, C.: A method of FPGA interconnect resources testing by using XDL-based configuration. In: Prognostics and System Health Management Conference, pp. 203\u2013207. IEEE (2014)","DOI":"10.1109\/PHM.2014.6988164"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Lavin, C., Padilla, M., Lundrigan, P.: Rapid prototyping tools for FPGA designs: RapidSmith. In: 2010 International Conference on Field-Programmable Technology (FPT), pp. 353\u2013356. IEEE (2010)","DOI":"10.1109\/FPT.2010.5681429"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Cheremisinov, D.I.: Design automation tool to generate EDIF and VHDL descriptions of circuit by extraction of FPGA configuration. In: East-West Design & Test Symposium, pp. 1\u20134. IEEE (2013)","DOI":"10.1109\/EWDTS.2013.6673098"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Nelson, B.: XDL-based module generators for rapid FPGA design implementation. In: International Conference on Field Programmable Logic and Applications, FPL 2011, 5\u20137 September, China, Crete, Greece, pp. 64\u201369 (2011)","DOI":"10.1109\/FPL.2011.22"},{"key":"29_CR10","unstructured":"Claus, C., Zhang, B., H\u00fcbner, M.: An XDL-based busmacro generator for customizable communication interfaces for dynamically and partially reconfigurable systems. In: Works on Reconfigurable Computing Education (2007)"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: The xilinx design language (XDL): tutorial and use cases. In: International Workshop on Reconfigurable Communication-Centric Systems-On-Chip, pp. 1\u20138 (2011)","DOI":"10.1109\/ReCoSoC.2011.5981545"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Data Analysis and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-48499-0_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:30:55Z","timestamp":1498354255000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-48499-0_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,20]]},"ISBN":["9783319484983","9783319484990"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-48499-0_29","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2016,10,20]]}}}