{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:33:08Z","timestamp":1742999588509,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319486277"},{"type":"electronic","value":"9783319486284"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-48628-4_11","type":"book-chapter","created":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T07:45:31Z","timestamp":1488354331000},"page":"265-281","source":"Crossref","is-referenced-by-count":2,"title":["In-Circuit Assertions and Exceptions for Reconfigurable Hardware Design"],"prefix":"10.1007","author":[{"given":"Tim","family":"Todman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,2]]},"reference":[{"key":"11_CR1","unstructured":"IEEE standard for property specification language (PSL): IEEE Std 1850-2010 (Revision of IEEE Std 1850-2005), pp. 1\u2013182 (2010)"},{"issue":"2","key":"11_CR2","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MDT.2012.2183336","volume":"29","author":"D Bustan","year":"2012","unstructured":"Bustan, D., Korchemny, D., Seligman, E., Yang, J.: SystemVerilog assertions: past, present, and future SVA standardization experience. Des. Test Comput. IEEE 29(2), 23\u201331 (2012)","journal-title":"Des. Test Comput. IEEE"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Curreri, J., Stitt, G., George, A.D.: High-level synthesis of in-circuit assertions for verification, debugging, and timing analysis. Int. J. Reconfigurable Comput. 2011 (2011)","DOI":"10.1155\/2011\/406857"},{"key":"11_CR4","unstructured":"Hoare, C.A.R.: Hints on Programming Language Design. Stanford, CA, USA, Tech. Rep. STAN-CS-73-403 (1973)"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Hung, E., Todman, T., Luk, W.: Transparent insertion of latency-oblivious logic onto FPGAs. In: 24th International Conference on Field Programmable Logic and Applications (FPL), 2014. IEEE, pp. 1\u20138 (2014)","DOI":"10.1109\/FPL.2014.6927497"},{"key":"11_CR6","unstructured":"Clarke, L.A., Rosenblum, D.S.: A historical perspective on runtime assertion checking in software development. SIGSOFT Softw. Eng. Notes 31(3), 25\u201337 (2006) [Online]. Available: http:\/\/doi.acm.org\/10.1145\/1127878.1127900"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Scott, M.: Programming Language Pragmatics, 3rd\u00a0edn. Morgan Kaufman (2009)","DOI":"10.1016\/B978-0-12-374514-9.00033-1"},{"key":"11_CR8","unstructured":"IEEE standard for floating-point arithmetic. IEEE Std 754-2008, pp. 1\u201358 (2008)"},{"key":"11_CR9","volume-title":"Computer Architecture, Fourth Edition: A Quantitative Approach","author":"JL Hennessy","year":"2006","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture, Fourth Edition: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA (2006)"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Hung, E., Wilton, S.J.E.: Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers. In: FPGA \u201913 (2013)","DOI":"10.1145\/2435264.2435272"},{"key":"11_CR11","unstructured":"Graham, P., Nelson, B., Hutchings, B.: Instrumenting bitstreams for debugging FPGA circuits. In The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001. FCCM \u201901, pp. 41\u201350 (2001)"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Poulos, Z., Yang, Y.-S., Anderson, J., Veneris, A., Le, B.: Leveraging reconfigurability to raise productivity in FPGA functional debug. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2012, pp. 292\u2013295 (2012)","DOI":"10.1109\/DATE.2012.6176481"},{"key":"11_CR13","unstructured":"Vasudevan, S: What is assertion-based verification? SIGDA E-News, 42(12) (2012)"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Todman, T., Stilkerich, S., Luk, W.: Using statistical assertions to guide self-adaptive systems. Int. J. Reconfigurable Comput. 2014 (2014) [Online]. Available: http:\/\/dx.doi.org\/10.1155\/2014\/724585","DOI":"10.1155\/2014\/724585"},{"issue":"10","key":"11_CR15","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1145\/363235.363259","volume":"12","author":"CAR Hoare","year":"1969","unstructured":"Hoare, C.A.R.: An axiomatic basis for computer programming. Commun. ACM 12(10), 576\u2013580 (1969)","journal-title":"Commun. ACM"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Floyd, R.W.: Assigning meaning to programs. In: Proceedings of the Symposium on Applied Maths, vol.\u00a019. AMS, pp. 19\u201332 (1967)","DOI":"10.1090\/psapm\/019\/0235771"},{"key":"11_CR17","unstructured":"Dijkstra, E.W.: A Discipline of Programming. Prentice-Hall (1976)"},{"issue":"2","key":"11_CR18","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MAHC.2003.1203056","volume":"25","author":"CAR Hoare","year":"2003","unstructured":"Hoare, C.A.R.: Assertions: a personal perspective. Ann. Hist. Comput. IEEE 25(2), 14\u201325 (2003)","journal-title":"Ann. Hist. Comput. IEEE"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"Wang, D., Levitt, J.: Automatic assume guarantee analysis for assertion-based formal verification. In: Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, vol.\u00a01, pp. 561\u2013566 (2005)","DOI":"10.1145\/1120725.1120963"}],"container-title":["NASA Monographs in Systems and Software Engineering","Provably Correct Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-48628-4_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T02:16:02Z","timestamp":1568859362000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-48628-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319486277","9783319486284"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-48628-4_11","relation":{},"ISSN":["1860-0131","2197-6597"],"issn-type":[{"type":"print","value":"1860-0131"},{"type":"electronic","value":"2197-6597"}],"subject":[],"published":{"date-parts":[[2017]]}}}