{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T09:02:16Z","timestamp":1725872536261},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319488899"},{"type":"electronic","value":"9783319488905"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-48890-5_46","type":"book-chapter","created":{"date-parts":[[2016,11,26]],"date-time":"2016-11-26T09:18:11Z","timestamp":1480151891000},"page":"469-478","source":"Crossref","is-referenced-by-count":1,"title":["A Stepped-RAM Reading and Multiplierless VLSI Architecture for Intra Prediction in HEVC"],"prefix":"10.1007","author":[{"given":"Wei","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Yue","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Xiaocong","family":"Lian","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Jiamin","family":"Yang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,27]]},"reference":[{"key":"46_CR1","unstructured":"Kim, I.-K., McCann, K., Sugimoto, K., Bross, B., Han, W.-J., Sullivan, G.: High efficiency video coding (HEVC) test model 12 (HM12) encoder description. In: ITUT\/ISO\/IEC Joint Collaborative Team on Video Coding (JCTVC) document JCTVC-N1002 (2013)"},{"issue":"12","key":"46_CR2","doi-asserted-by":"crossref","first-page":"1649","DOI":"10.1109\/TCSVT.2012.2221191","volume":"22","author":"GJ Sullivan","year":"2012","unstructured":"Sullivan, G.J., Ohm, J.-R., Han, W.-J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circ. Syst. Video Technol. 22(12), 1649\u20131668 (2012)","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Li, F., Shi, G., Wu, F.: An efficient VLSI architecture for 4x4 intra prediction in the high efficiency video coding (HEVC) standard. In: 18th IEEE International Conference on Image Process, pp. 373\u2013376 (2011)","DOI":"10.1109\/ICIP.2011.6116526"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Liu, Z., Wang, D., Zhu, H., et al.: 41.7BN-pixels\/s reconfigurable intra prediction architecture for HEVC 2560\u00d71600 encoder. In: 38th International Conference on Acoustics, Speech, and Signal Processing, pp. 2634\u20132638 (2013)","DOI":"10.1109\/ICASSP.2013.6638133"},{"key":"46_CR5","unstructured":"Liu, C., Shen, W., Ma, T., Fan, Y., Zeng, X.: A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder. In: 19th IEEE International Conference on ASIC, pp. 201\u2013204 (2013)"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Kalali, E., Adibelli, Y., Hamzaoglu, I.: A high performance and low energy intra prediction hardware for High Efficiency Video Coding. J. Real-Time Image Process. 719\u2013722 (2012)","DOI":"10.1109\/FPL.2012.6339161"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Zhou, J., Zhou, D., Sun, H., et al.: VLSI architecture of HEVC intra prediction for 8\u00a0K UHDTV applications. In: 21th IEEE International Conference on Image Processing, pp. 1273\u20131277 (2014)","DOI":"10.1109\/ICIP.2014.7025254"},{"issue":"7","key":"46_CR8","doi-asserted-by":"crossref","first-page":"1515","DOI":"10.1109\/TVLSI.2013.2275571","volume":"22","author":"CT Huang","year":"2014","unstructured":"Huang, C.T., Tikekar, M., Chandrakasan, A.P.: Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding. IEEE Trans. Very Large Scale Integr. Syst. 22(7), 1515\u20131525 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"46_CR9","doi-asserted-by":"crossref","unstructured":"Palomino, D., Sampaio, F., Agostini, L., et al.: A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard. In: 19th IEEE International Conference on Image Processing, pp. 201\u2013204 (2012)","DOI":"10.1109\/ICIP.2012.6466830"}],"container-title":["Lecture Notes in Computer Science","Advances in Multimedia Information Processing - PCM 2016"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-48890-5_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T20:27:22Z","timestamp":1568579242000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-48890-5_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319488899","9783319488905"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-48890-5_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}