{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T08:05:15Z","timestamp":1725869115193},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319491080"},{"type":"electronic","value":"9783319491097"}],"license":[{"start":{"date-parts":[[2016,10,22]],"date-time":"2016-10-22T00:00:00Z","timestamp":1477094400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-49109-7_1","type":"book-chapter","created":{"date-parts":[[2016,10,21]],"date-time":"2016-10-21T09:03:15Z","timestamp":1477040595000},"page":"3-14","source":"Crossref","is-referenced-by-count":1,"title":["A Configurable Shared Scratchpad Memory for GPU-like Processors"],"prefix":"10.1007","author":[{"given":"Alessandro","family":"Cilardo","sequence":"first","affiliation":[]},{"given":"Mirko","family":"Gagliardi","sequence":"additional","affiliation":[]},{"given":"Ciro","family":"Donnarumma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,10,22]]},"reference":[{"key":"1_CR1","unstructured":"The Altera SDK for open computing language (OpenCL). https:\/\/www.altera.com\/products\/design-software\/embedded-softwaredevelopers\/opencl\/overview.html"},{"key":"1_CR2","unstructured":"Nvidia\u2019s next generation cuda compute architecture. NVidia, Santa Clara, Calif, USA (2009)"},{"key":"1_CR3","unstructured":"An independent analysis of Altera\u2019s FPGA floating-point DSP design flow. Berkeley Design Technology, Inc (2011)"},{"key":"1_CR4","unstructured":"Al-Dujaili, A., Deragisch, F., Hagiescu, A.,Wong,W.F.: Guppy: A GPU-like soft-core processor. In: Field-Programmable Technology (FPT), 2012 International Conference on, pp. 57\u201360 (2012)"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Amato, F., Barbareschi, M., Casola, V., Mazzeo, A.: An FPGA-based smart classifier for decision support systems. Studies in Computational Intelligence 511, 289\u2013299 (2014)","DOI":"10.1007\/978-3-319-01571-2_34"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Amato, F., Fasolino, A., Mazzeo, A., Moscato, V., Picariello, A., Romano, S., Tramontana, P.: Ensuring semantic interoperability for e-health applications. In: Proceedings of the International Conference on Complex, Intelligent and Software Intensive Systems, CISIS 2011, pp. 315\u2013320 (2011)","DOI":"10.1109\/CISIS.2011.52"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Amato, F., Mazzeo, A., Penta, A., Picariello, A.: Building RDF ontologies from semistructured legal documents. pp. 997\u20131002 (2008)","DOI":"10.1109\/CISIS.2008.146"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Balasubramanian, R., Gangadhar, V., Guo, Z., Ho, C.H., Joseph, C., Menon, J., Drumond, M.P., Paul, R., Prasad, S., Valathol, P., Sankaralingam, K.: Enabling GPGPU low-level hardware explorations with MIAOW: An open-source RTL implementation of a GPGPU. ACM Trans. Archit. Code Optim. 12(2), 21:21:1\u201321:21:25 (2015)","DOI":"10.1145\/2764908"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Del Prete, S., Gargiulo, F., Mazzeo, A., Sansone, C.: Decision tree-based multiple classifier systems: An FPGA perspective. In: International Workshop on Multiple Classifier Systems, pp. 194\u2013205. Springer (2015)","DOI":"10.1007\/978-3-319-20248-8_17"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Iannucci, F., Mazzeo, A.: Automatic design space exploration of approximate algorithms for big data applications. In: 2016 30th International Conference on Advanced Information Networking and Applications Workshops (WAINA), pp. 40\u201345. IEEE (2016)","DOI":"10.1109\/WAINA.2016.172"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Barbareschi, M., Iannucci, F., Mazzeo, A.: An extendible design exploration tool for supporting approximate computing techniques. In: 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), pp. 1\u20136. IEEE (2016)","DOI":"10.1109\/DTIS.2016.7483888"},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"Bush, J., Dexter, P., Miller, T.N.: Nyami: a synthesizable GPU architectural model for generalpurpose and graphics-specific workloads. In: Performance Analysis of Systems and Software (ISPASS), 2015 IEEE International Symposium on, pp. 173\u2013182 (2015)","DOI":"10.1109\/ISPASS.2015.7095803"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Chatterjee, S., et al.: Generating local addresses and communication sets for data-parallel programs. SIGPLAN Not. 28(7), 149\u2013158 (1993)","DOI":"10.1145\/173284.155348"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Cilardo, A.: Exploring the potential of threshold logic for cryptography-related operations. IEEE Transactions on Computers 60(4), 452\u2013462 (2011)","DOI":"10.1109\/TC.2010.116"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Cilardo, A., De Caro, D., Petra, N., Caserta, F., Mazzocca, N., Napoli, E., Strollo, A.: High speed speculative multipliers based on speculative carry-save tree. IEEE Transactions on Circuits and Systems I: Regular Papers 61(12), 3426\u20133435 (2014)","DOI":"10.1109\/TCSI.2014.2337231"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Durante, P., Lofiego, C., Mazzeo, A.: Early prediction of hardware complexity in HLL-to-HDL translation. pp. 483\u2013488 (2010)","DOI":"10.1109\/FPL.2010.97"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Gallo, L.: Improving multibank memory access parallelism with lattice-based partitioning. ACM Transactions on Architecture and Code Optimization (TACO) 11(4), 45 (2015)","DOI":"10.1145\/2675359"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Cilardo, A., Gallo, L., Mazzeo, A., Mazzocca, N.: Efficient and scalable OpenMP-based system-level design. pp. 988\u2013991 (2013)","DOI":"10.7873\/DATE.2013.206"},{"key":"1_CR19","unstructured":"Coon, B., et al.: Shared memory with parallel access and access conflict resolution mechanism. U.S. Patent No. 8,108,625 (2012)"},{"key":"1_CR20","unstructured":"Farber, R.: CUDA application design and development. Elsevier (2011)"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Fusella, E., Cilardo, A.: H2ONoC: A hybrid optical-electronic NoC based on hybrid topology. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2016)","DOI":"10.1109\/TVLSI.2016.2581486"},{"key":"1_CR22","doi-asserted-by":"crossref","unstructured":"Fusella, E., Cilardo, A.: Minimizing power loss in optical networks-on-chip through application-specific mapping. Microprocessors and Microsystems (2016)","DOI":"10.1016\/j.micpro.2016.01.014"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Kingyens, J., Steffan, J.: The potential for a GPU-like overlay architecture for FPGAs. International Journal of Reconfigurable Computing (2011)","DOI":"10.1155\/2011\/514581"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: Proceedings of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays, FPGA \u201906, pp. 21\u201330. ACM, New York, NY, USA (2006)","DOI":"10.1145\/1117201.1117205"},{"key":"1_CR25","unstructured":"Paranjape, K., Hebert, S., Masson, B.: Heterogeneous computing in the cloud: Crunching big data and democratizing HPC access for the life sciences. Intel Corporation (2010)"},{"key":"1_CR26","unstructured":"Pouchet, L.N.: Polybench: The polyhedral benchmark suite. http:\/\/www.cs.ucla.edu\/pouchet\/software\/polybench (2012)"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Sarkar, S., et al.: Hardware accelerators for biocomputing: A survey. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems (2010)","DOI":"10.1109\/ISCAS.2010.5537736"},{"key":"1_CR28","unstructured":"Snyder, W., Wasson, P., Galbi, D.: Verilator (2007)"},{"key":"1_CR29","doi-asserted-by":"crossref","unstructured":"Wang, Y., Li, P., Cong, J.: Theory and algorithm for generalized memory partitioning in highlevel synthesis. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Fieldprogrammable Gate Arrays, FPGA \u201914, pp. 199\u2013208. ACM, New York, NY, USA (2014)","DOI":"10.1145\/2554688.2554780"},{"key":"1_CR30","unstructured":"Wirbel, L.: Xilinx SDAccel: a unified development environment for tomorrow\u2019s data center. The Linley Group Inc (2014)"}],"container-title":["Lecture Notes on Data Engineering and Communications Technologies","Advances on P2P, Parallel, Grid, Cloud and Internet Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-49109-7_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T21:59:33Z","timestamp":1568498373000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-49109-7_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,22]]},"ISBN":["9783319491080","9783319491097"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-49109-7_1","relation":{},"ISSN":["2367-4512","2367-4520"],"issn-type":[{"type":"print","value":"2367-4512"},{"type":"electronic","value":"2367-4520"}],"subject":[],"published":{"date-parts":[[2016,10,22]]}}}