{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T07:58:16Z","timestamp":1725868696574},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319491080"},{"type":"electronic","value":"9783319491097"}],"license":[{"start":{"date-parts":[[2016,10,22]],"date-time":"2016-10-22T00:00:00Z","timestamp":1477094400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-49109-7_73","type":"book-chapter","created":{"date-parts":[[2016,10,21]],"date-time":"2016-10-21T05:03:15Z","timestamp":1477026195000},"page":"759-768","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid Approach on Cache Aware Real-Time Scheduling for Multi-Core Systems"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Huybrechts","sequence":"first","affiliation":[]},{"given":"Yorick","family":"De Bock","sequence":"additional","affiliation":[]},{"given":"Haoxuan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Hellinckx","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,10,22]]},"reference":[{"key":"73_CR1","doi-asserted-by":"crossref","unstructured":"Axer, P., et al.: Building timing predictable embedded systems. ACM Transactions on Embedded Computing Systems 13(4), 1\u201337 (2014)","DOI":"10.1145\/2560033"},{"key":"73_CR2","doi-asserted-by":"crossref","unstructured":"Behrmann, G., David, A., Larsen, K.G.: Formal Methods for the Design of Real-Time Systems, Lecture Notes in Computer Science, vol. 3185, chap. A Tutorial on UPPAAL, pp. 200\u2013236. Springer Berlin Heidelberg (2004)","DOI":"10.1007\/978-3-540-30080-9_7"},{"key":"73_CR3","unstructured":"Falk, H., et al.: Taclebench: a benchmark collection to support worst-case execution time research. Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis (WCET\u201916) (2016)"},{"key":"73_CR4","unstructured":"Hahn, S., Reineke, J., Whilhem, R.: Towards compositionality in execution time analysis - definition and challenges. In: The 6th International Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS 2013) (2013)"},{"key":"73_CR5","unstructured":"Koolmees, B.: Validation of modeled behavior using uppaal. Final bachelor project, University of Technology Eindhoven (2011)"},{"key":"73_CR6","unstructured":"Larsen, K.G., et al.: Uppaal. http:\/\/www.uppaal.org\/ (2015). URL http:\/\/www.uppaal.org\/"},{"key":"73_CR7","doi-asserted-by":"crossref","unstructured":"Liang, Y., et al.: Timing analysis of concurrent programs running on shared cache multi-cores. Real-Time Systems 48(6), 638\u2013680 (2012)","DOI":"10.1007\/s11241-012-9160-2"},{"key":"73_CR8","unstructured":"Lv, M., et al.: A survey on cache analysis for real-time systems. ACM Computing Surveys p. 45 (2015)"},{"key":"73_CR9","unstructured":"Parr, T.: The Definitive ANTLR 4 Reference. The Pragmatic Bookshelf (2013)"},{"key":"73_CR10","unstructured":"Reineke, J.: Caches in wcet analysis. Ph.D. thesis, University of Saarlandes (2008)"},{"key":"73_CR11","doi-asserted-by":"crossref","unstructured":"Schoeberl, M., et al.: T-crest: Time-predictable multi-core architecture for embedded systems. Journal of System Architecture (2015)","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"73_CR12","unstructured":"Tian, T.: Software techniques for shared-cache multi-core systems (2012). URL https:\/\/software.intel.com\/en-us\/articles\/software-techniques-for-shared-cache-multi-coresystems"},{"key":"73_CR13","doi-asserted-by":"crossref","unstructured":"Ungerer, T., et al.: parmerasa - multi-core execution of parallelised hard real-time applications supporting analysability. In: Euromicro Conference on Digital System Design, vol. 16 (2013)","DOI":"10.1109\/DSD.2013.46"},{"key":"73_CR14","doi-asserted-by":"crossref","unstructured":"Yan, J., Zhang, W.: Wcet analysis for multi-core processors with shared l2 instruction caches. In: Real-Time and Embedded Technology and Applications Symposium. IEEE, IEEE (2008)","DOI":"10.1109\/RTAS.2008.6"}],"container-title":["Lecture Notes on Data Engineering and Communications Technologies","Advances on P2P, Parallel, Grid, Cloud and Internet Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-49109-7_73","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T18:01:53Z","timestamp":1568484113000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-49109-7_73"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,22]]},"ISBN":["9783319491080","9783319491097"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-49109-7_73","relation":{},"ISSN":["2367-4512","2367-4520"],"issn-type":[{"type":"print","value":"2367-4512"},{"type":"electronic","value":"2367-4520"}],"subject":[],"published":{"date-parts":[[2016,10,22]]}}}