{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T08:45:28Z","timestamp":1725871528825},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319495828"},{"type":"electronic","value":"9783319495835"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-49583-5_12","type":"book-chapter","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T03:11:09Z","timestamp":1479957069000},"page":"162-177","source":"Crossref","is-referenced-by-count":0,"title":["Graphein: A Novel Optical High-Radix Switch Architecture for 3D Integration"],"prefix":"10.1007","author":[{"given":"Jie","family":"Jian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liquan","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weixia","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,25]]},"reference":[{"key":"12_CR1","unstructured":"2015 International Technology Roadmap for Semiconductors, ITRS (2015)"},{"key":"12_CR2","unstructured":"SB7700: 36-port Non-blocking Managed EDR 100\u00a0Gb\/s InfiniBand Switch, Mellanox Technologies (2015)"},{"key":"12_CR3","unstructured":"OIF Next Generation Interconnect Framework, April 2013. www.oiforum.com"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Birrittella, M.S., Debbage, M.: Intel@ Omni-Path Architecture: Enabling Scalable, High Performance Fabrics. IEEE (2015)","DOI":"10.1109\/HOTI.2015.22"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Biberman, A., Bergman, K.: Optical interconnection networks for high-performance computing systems. IOP Sci. Rep. Prog. Phys. 75, 046402 (15 p.) (2012)","DOI":"10.1088\/0034-4885\/75\/4\/046402"},{"issue":"1","key":"12_CR6","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/MM.2013.1","volume":"33","author":"N Ophir","year":"2013","unstructured":"Ophir, N., Mineo, C., Mountain, D., Bergman, K.: Silicon photonic microring links for high-bandwidth-density, low-power-chip I\/O. IEEE MICRO 33(1), 54\u201367 (2013)","journal-title":"IEEE MICRO"},{"issue":"20","key":"12_CR7","doi-asserted-by":"crossref","first-page":"12686","DOI":"10.1364\/OE.15.012686","volume":"15","author":"P Koonath","year":"2007","unstructured":"Koonath, P., Jalali, B.: Multilayer 3-D photonics in silicon. Opt. Exp. 15(20), 12686\u201312691 (2007)","journal-title":"Opt. Exp."},{"key":"12_CR8","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/TC.2012.183","volume":"63","author":"RW Morris Jr","year":"2014","unstructured":"Morris Jr., R.W.: The three-dimensional stacked nanophotonic network-on-chip architecture with minimal reconfiguration. IEEE Trans. Comput. 63, 243\u2013255 (2014)","journal-title":"IEEE Trans. Comput."},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Dang, D., Patra, B., Mahapatra, R.: A 2-layer laser multiplexed photonic network-on-chip. In: 16th International Symposium on Quality Electronic Design (2015)","DOI":"10.1109\/ISQED.2015.7085458"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Qi, X., Dou, Q., Feng, Q.: Modeling and evaluating the performance of the bufferless optical interconnection network (BOIN). In: Proceedings of the 2009 International Conference on Information Technology and computer Science, vol. 2, pp. 81\u201385 (2009)","DOI":"10.1109\/ITCS.2009.155"},{"key":"12_CR11","volume-title":"Three-Dimensional Integrated Circuit Design","author":"V Pavlidis","year":"2009","unstructured":"Pavlidis, V., Friedman, E.: Three-Dimensional Integrated Circuit Design. Morgan Kaufmann Publishers, San Francisco (2009)"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Vangal, S., et al.: An 80-Tile 1.28 TFLOPS network-on-chip in 65\u00a0nm CMOS. In: IEEE International Solid State Circuits Conference, February 2007","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Bernstein, K., et al.: Interconnects in the third dimension: design challenges for 3D ICs. In: DAC (2007)","DOI":"10.1145\/1278480.1278623"},{"issue":"6","key":"12_CR14","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/JPROC.2006.873612","volume":"94","author":"RS Patti","year":"2006","unstructured":"Patti, R.S.: Three-dimensional integrated circuits and the future of system-on-chip design. Proc. IEEE 94(6), 1214\u20131224 (2006)","journal-title":"Proc. IEEE"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Jeloka, S., Das, R.: Hi-Rise: a high-radix switch for 3D integration with single-cycle arbitration. In: MICRO (2014)","DOI":"10.1109\/MICRO.2014.45"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Kim, J., Balfour, J., Dally, W.: Flattened butterfly topology for on-chip networks. In: MICRO (2007)","DOI":"10.1109\/MICRO.2007.29"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Kim, J., Dally, W.J.: Technology-driven, highly-scalable dragonfly topology. In: ISCA (2008)","DOI":"10.1109\/ISCA.2008.19"},{"key":"12_CR18","doi-asserted-by":"crossref","unstructured":"Scott, S., Abts, D., Kim, J.: The black widow high-radix clos network. In: ISCA (2006)","DOI":"10.1145\/1150019.1136488"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Binkert, N., Davis, A.: The role of optics in future high radix switch design. In: ISCA (2011)","DOI":"10.1145\/2000064.2000116"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"Vantrease, D., et al.: Corona: system implications of emerging nanophotonic technology. In: ISCA (2008)","DOI":"10.1145\/1394608.1382135"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Pan, Y., et al.: Flexishare: channel sharing for an energy-efficient nanophotonic crossbar. In: HPCA (2010)","DOI":"10.1109\/HPCA.2010.5416626"},{"key":"12_CR22","doi-asserted-by":"crossref","unstructured":"Vantrease, D., et al.: Light speed arbitration and flow control for nanophotonic interconnects. In: MICRO (2009)","DOI":"10.1145\/1669112.1669152"},{"key":"12_CR23","doi-asserted-by":"crossref","unstructured":"Chan, J., Hendry, G., Bergman, K.: Phoenixsim: a simulator for physical-layer analysis of chip-scale photonic interconnection networks. In: DATE: Design, Automation and Test in Europe, March 2010","DOI":"10.1109\/DATE.2010.5457114"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"Joshi, A., Batten, C., Kwon, Y.: Silicon-photonic clos networks for global on-chip communication. In: IEEE International Symposium on Network-on-Chip (NOCS), San Diego, CA (2009)","DOI":"10.1109\/NOCS.2009.5071460"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-49583-5_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T18:50:02Z","timestamp":1568573402000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-49583-5_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319495828","9783319495835"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-49583-5_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2016]]}}}