{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T23:07:13Z","timestamp":1769123233177,"version":"3.49.0"},"publisher-location":"Cham","reference-count":40,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319495828","type":"print"},{"value":"9783319495835","type":"electronic"}],"license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1007\/978-3-319-49583-5_3","type":"book-chapter","created":{"date-parts":[[2016,11,24]],"date-time":"2016-11-24T08:11:09Z","timestamp":1479975069000},"page":"38-52","source":"Crossref","is-referenced-by-count":9,"title":["Optimized Mapping Spiking Neural Networks onto Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Yu","family":"Ji","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youhui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weimin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,25]]},"reference":[{"key":"3_CR1","unstructured":"National Academy of Engineering: Reverse-Engineer the Brain (2012). http:\/\/www.engineeringchallenges.org\/cms\/8996\/9109.aspx"},{"key":"3_CR2","unstructured":"Jin, X.: Parallel simulation of neural networks on spinnaker universal neuromorphic hardware. Ph.D. thesis, University of Manchester (2010)"},{"key":"3_CR3","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1007\/978-3-540-92910-9_10","volume-title":"Handbook of Natural Computing","author":"H Paugam-Moisy","year":"2012","unstructured":"Paugam-Moisy, H., Bohte, S.: Computing with spiking neuron networks. In: Rozenberg, G., B\u00e4ck, T., Kok, J.N. (eds.) Handbook of Natural Computing, pp. 335\u2013376. Springer, Heidelberg (2012)"},{"issue":"6197","key":"3_CR4","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","volume":"345","author":"PA Merolla","year":"2014","unstructured":"Merolla, P.A., Arthur, J.V., Alvarez-Icaza, R., et al.: A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345(6197), 668\u2013673 (2014)","journal-title":"Science"},{"issue":"12","key":"3_CR5","doi-asserted-by":"crossref","first-page":"2454","DOI":"10.1109\/TC.2012.142","volume":"62","author":"SB Furber","year":"2013","unstructured":"Furber, S.B., Lester, D.R., Plana, L.A., Garside, J.D., Painkras, E., Temple, S., Brown, A.D.: Overview of the SpiNNaker system architecture. IEEE Trans. Comput. 62(12), 2454\u20132467 (2013)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"3_CR6","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"BV Benjamin","year":"2014","unstructured":"Benjamin, B.V., Gao, P., McQuinn, E., Choudhary, S., Chandrasekaran, A.R., Bussat, J.-M., Alvarez-Icaza, R., Arthur, J.V., Merolla, P.A., Boahen, K.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699\u2013716 (2014)","journal-title":"Proc. IEEE"},{"key":"3_CR7","unstructured":"http:\/\/brainscales.kip.uni-heidelberg.de\/"},{"key":"3_CR8","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1016\/j.parco.2013.04.010","volume":"39","author":"S Pande","year":"2013","unstructured":"Pande, S., Morgan, F., Smit, G., Bruintjes, T., Rutgers, J., McGinley, B., Cawley, S., Harkin, J., McDaid, L.: Fixed latency on-chip interconnect for hardware spiking neural network architectures. Parallel Comput. 39, 357\u2013371 (2013)","journal-title":"Parallel Comput."},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Seo, J.S., Brezzo, B., Liu, Y., et al.: A 45\u00a0nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In: IEEE Custom Integrated Circuits Conference (CICC) (2011)","DOI":"10.1109\/CICC.2011.6055293"},{"key":"3_CR10","unstructured":"Esser, S.K., Andreopoulos, A., Appuswamy, R., Datta, P., Barch, D., Amir, A.: Cognitive computing programming paradigm: a corelet language for composing networks of neurosynaptic cores. In: The International Joint Conference on Neural Networks (2013)"},{"issue":"10","key":"3_CR11","doi-asserted-by":"crossref","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan, F., Sawada, J., Cassidy, A., et al.: TrueNorth design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 34(10), 1537\u20131557 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"11","key":"3_CR12","first-page":"2383","volume":"59","author":"P Gao","year":"2011","unstructured":"Gao, P., Benjamin, B.V., Boahen, K.: Dynamical system guided mapping of quantitative neuronal models onto neuromorphic hardware. IEEE Trans. Circ. Syst. 59(11), 2383\u20132394 (2011)","journal-title":"IEEE Trans. Circ. Syst."},{"key":"3_CR13","volume-title":"Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems","author":"C Eliasmith","year":"2004","unstructured":"Eliasmith, C., Anderson, C.H.: Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. A Bradford Book, Cambridge (2004)"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Davies, S., Navaridas, J., Galluppi, F., Furber, S.: Population-based routing in the SpiNNaker neuromorphic architecture. In: International Joint Conference on Neural Networks (IJCNN 2012), Brisbane, Australia, 10\u201315 June 2012","DOI":"10.1109\/IJCNN.2012.6252635"},{"issue":"12","key":"3_CR15","doi-asserted-by":"crossref","first-page":"2451","DOI":"10.1109\/TPDS.2012.289","volume":"24","author":"S Carrillo","year":"2013","unstructured":"Carrillo, S., Harkin, J., McDaid, L.J., Morgan, F., Pande, S., Cawley, S., McGinley, B.: Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations. IEEE Trans. Parallel Distrib. Syst. 24(12), 2451\u20132461 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Rodopoulos, D., Chatzikonstantis, G., Pantelopoulos, A., Soudris, D., De Zeeuw, C.I., Strydis, C.: Optimal mapping of inferior olive neuron simulations on the single-chip cloud computer. In: 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (2014)","DOI":"10.1109\/SAMOS.2014.6893235"},{"key":"3_CR17","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","volume":"521","author":"M Prezioso","year":"2015","unstructured":"Prezioso, M., Merrikh-Bayat, F., Hoskins, B.D., Adam, G.C., Likharev, K.K., Strukov, D.B.: Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521, 61\u201364 (2015)","journal-title":"Nature"},{"key":"3_CR18","unstructured":"Wendt, K., Ehrlich, M., Sch\u00fcffny, R.: A graph theoretical approach for a multistep mapping software for the FACETS project. In: 2nd WSEAS International Conference on Computer Engineering and Applications (CEA 2008) (2008)"},{"key":"3_CR19","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1016\/j.parco.2013.04.010","volume":"39","author":"S Pandea","year":"2013","unstructured":"Pandea, S., Morgan, F., Smitb, G., Bruintjesb, T., Rutgersb, J., McGinleya, B., Cawleya, S., Harkin, J., McDaid, L.: Fixed latency on-chip interconnect for hardware spiking neural network architectures. Parallel Comput. J. (Elsevier) 39, 357\u2013371 (2013)","journal-title":"Parallel Comput. J. (Elsevier)"},{"key":"3_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1007\/978-3-540-73007-1_58","volume-title":"Computational and Ambient Intelligence","author":"S Philipp","year":"2007","unstructured":"Philipp, S., Gr\u00fcbl, A., Meier, K., Schemmel, J.: Interconnecting VLSI spiking neural networks using isochronous connections. In: Sandoval, F., Prieto, A., Cabestany, J., Gra\u00f1a, M. (eds.) IWANN 2007. LNCS, vol. 4507, pp. 471\u2013478. Springer, Heidelberg (2007). doi: 10.1007\/978-3-540-73007-1_58"},{"key":"3_CR21","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1016\/j.micpro.2010.08.005","volume":"35","author":"D Vainbrand","year":"2011","unstructured":"Vainbrand, D., Ginosar, R.: Scalable network-on-chip architecture for configurable neural networks. Microprocess. Microsyst. 35, 152\u2013166 (2011)","journal-title":"Microprocess. Microsyst."},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Zhu, D., Chen, L., Yue, S., Pedram, M.: Application mapping for express channel-based networks-on-chip. In: Proceedings of Design, Automation and Test in Europe, DATE (2014)","DOI":"10.7873\/DATE2014.251"},{"issue":"7","key":"3_CR23","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1016\/j.sysarc.2014.04.004","volume":"60","author":"PK Sahu","year":"2014","unstructured":"Sahu, P.K., Manna, N.S., Chattopadhyay, S.: Extending Kernighan-Lin partitioning heuristic for application mapping onto Network-on-Chip. J. Syst. Archit. 60(7), 562\u2013578 (2014)","journal-title":"J. Syst. Archit."},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Nisarg, S., Kanchan, M., Santanu, C.: An application mapping technique for butterfly-fat-tree network-on-chip. In: Proceedings of 2nd International Conference on Emerging Applications of Information Technology, EAIT, pp. 383\u2013386 (2011)","DOI":"10.1109\/EAIT.2011.37"},{"issue":"10","key":"3_CR25","doi-asserted-by":"crossref","first-page":"868","DOI":"10.1016\/j.advengsoft.2011.06.005","volume":"42","author":"S Tosun","year":"2011","unstructured":"Tosun, S.: Cluster-based application mapping method for Network-on-Chip. Adv. Eng. Softw. 42(10), 868\u2013874 (2011)","journal-title":"Adv. Eng. Softw."},{"issue":"3","key":"3_CR26","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1007\/s10827-007-0038-6","volume":"23","author":"R Brette","year":"2007","unstructured":"Brette, R., Rudolph, M., Carnevale, T., et al.: Simulation of networks of spiking neurons: a review of tools and strategies. J. Comput. Neurosci. 23(3), 349\u2013398 (2007)","journal-title":"J. Comput. Neurosci."},{"key":"3_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"672","DOI":"10.1007\/978-3-540-74466-5_71","volume-title":"Euro-Par 2007 Parallel Processing","author":"HE Plesser","year":"2007","unstructured":"Plesser, H.E., Eppler, J.M., Morrison, A., Diesmann, M., Gewaltig, M.-O.: Efficient parallel simulation of large-scale neuronal networks on clusters of multiprocessor computers. In: Kermarrec, A.-M., Boug\u00e9, L., Priol, T. (eds.) Euro-Par 2007. LNCS, vol. 4641, pp. 672\u2013681. Springer, Heidelberg (2007). doi: 10.1007\/978-3-540-74466-5_71"},{"key":"3_CR28","unstructured":"The Nengo Neural Simulator. http:\/\/www.nengo.ca\/"},{"issue":"7","key":"3_CR29","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1016\/0166-2236(90)90107-L","volume":"13","author":"GE Alexander","year":"1990","unstructured":"Alexander, G.E., Crutcher, M.D.: Functional architecture of basal ganglia circuits: neural substrates of parallel processing. Trends Neurosci. 13(7), 266\u2013271 (1990)","journal-title":"Trends Neurosci."},{"issue":"4","key":"3_CR30","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1016\/S0306-4522(98)00319-4","volume":"89","author":"P Redgrave","year":"1999","unstructured":"Redgrave, P., Prescott, T.J., Gurney, K.: The basal ganglia: a vertebrate solution to the selection problem? Neuroscience 89(4), 1009\u20131023 (1999)","journal-title":"Neuroscience"},{"key":"3_CR31","doi-asserted-by":"crossref","first-page":"2","DOI":"10.3389\/fnins.2012.00002","volume":"6","author":"TC Stewart","year":"2012","unstructured":"Stewart, T.C., Bekolay, T., Eliasmith, C.: Learning to select actions with spiking neurons in the basal ganglia. Front. Neurosci. 6, 2 (2012)","journal-title":"Front. Neurosci."},{"issue":"3","key":"3_CR32","doi-asserted-by":"crossref","first-page":"621","DOI":"10.1162\/neco.2009.02-09-970","volume":"22","author":"BP Tripp","year":"2010","unstructured":"Tripp, B.P., Eliasmith, C.: Population models of temporal differentiation. Neural Comput. 22(3), 621\u2013659 (2010)","journal-title":"Neural Comput."},{"key":"3_CR33","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1007\/s10827-005-6558-z","volume":"18","author":"J Conklin","year":"2005","unstructured":"Conklin, J., Eliasmith, C.: A controlled attractor network model of path integration in the rat. J. Comput. Neurosci. 18, 183\u2013203 (2005)","journal-title":"J. Comput. Neurosci."},{"key":"3_CR34","doi-asserted-by":"crossref","unstructured":"Mattson, T.G., Van der Wijngaart, R.F., Lehnig, T., Brett, P., Haas, W., Kennedy, P.: The 48-core SCC processor: the programmer\u2019s view. In: Proceedings of 2010 International Conference for High Performance Computing, Networking, Storage and Analysis. New Orleans, LA (2010)","DOI":"10.1109\/SC.2010.53"},{"key":"3_CR35","first-page":"15","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.-C., Brown III, J.F., Agarwal, A.: On-chip interconnection architecture of the tile processor. IEEE Comput. Soc. 27, 15\u201331 (2007)","journal-title":"IEEE Comput. Soc."},{"key":"3_CR36","doi-asserted-by":"crossref","unstructured":"Jerger, N.E., Peh, L.-S., Lipasti, M.: Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: ISCA (2008)","DOI":"10.1109\/ISCA.2008.12"},{"key":"3_CR37","unstructured":"Fidalgo, P.A., Puente, V., Gregorio, J.A.: MRR: enabling fully adaptive multicast routing for CMP interconnection networks. In: HPCA (2009)"},{"key":"3_CR38","doi-asserted-by":"crossref","unstructured":"Rodrigo, S., Flich, J., Duato, J., Hummel, M.: Efficient unicast and multicast support for CMPs. In: MICRO, pp. 364\u2013375 (2008)","DOI":"10.1109\/MICRO.2008.4771805"},{"key":"3_CR39","unstructured":"Noxim - the NoC Simulator. http:\/\/noxim.sourceforge.net\/"},{"key":"3_CR40","unstructured":"CACTI - An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model. http:\/\/www.hpl.hp.com\/research\/cacti\/"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-49583-5_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T21:00:09Z","timestamp":1749762009000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-49583-5_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"ISBN":["9783319495828","9783319495835"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-49583-5_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}