{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T10:40:01Z","timestamp":1749897601214,"version":"3.41.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319520148"},{"type":"electronic","value":"9783319520155"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-52015-5_45","type":"book-chapter","created":{"date-parts":[[2017,1,12]],"date-time":"2017-01-12T03:51:57Z","timestamp":1484193117000},"page":"439-448","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["AUDITOR: A Stage-Wise Soft-Error Detection Scheme for Flip-flop Based Pipelines"],"prefix":"10.1007","author":[{"given":"Hong","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Ying","family":"Li","sequence":"additional","affiliation":[]},{"given":"Hongfeng","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Yanchun","family":"Yang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,13]]},"reference":[{"key":"45_CR1","unstructured":"Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., Alvisi, L.: Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the 2002 International Conference on Dependable Systems and Networks (DSN), pp. 389\u2013398 (2002)"},{"issue":"3","key":"45_CR2","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1109\/TDMR.2005.855790","volume":"5","author":"M Nicolaidis","year":"2005","unstructured":"Nicolaidis, M.: Design for soft error mitigation. IEEE Trans. Device Mater. Reliab. 5(3), 405\u2013418 (2005)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"45_CR3","doi-asserted-by":"crossref","unstructured":"Heidergott, W.: SEU tolerant device, circuit and processor design. In: Proceedings of the 42nd Design Automation Conference (DAC), pp. 5\u201310 (2005)","DOI":"10.1109\/DAC.2005.193763"},{"key":"45_CR4","doi-asserted-by":"crossref","unstructured":"Nicolaidis, M.: Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proceedings of the 17th IEEE VLSI Test Symposium (VTS), pp. 86\u201394 (1999)","DOI":"10.1109\/VTEST.1999.766651"},{"issue":"8","key":"45_CR5","doi-asserted-by":"publisher","first-page":"1004","DOI":"10.1109\/TC.2004.46","volume":"53","author":"V Zyuban","year":"2004","unstructured":"Zyuban, V., Brooks, D., Srinivasan, V., Gschwind, M., Bose, P., Strenski, P.N., Emma, P.G.: Integrated analysis of power and performance for pipelined microprocessors. IEEE Trans. Comput. 53(8), 1004\u20131016 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"45_CR6","doi-asserted-by":"crossref","unstructured":"Ernst, D., Kim, N.S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: Razor: a low-power pipeline based on circuit-level timing speculation. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 7\u201318 (2003)","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"45_CR7","doi-asserted-by":"crossref","unstructured":"Nicolaidis, M.: GRAAL: a new fault tolerant design paradigm for mitigating the flaws of deep nanometric technologies. In: Proceedings of the IEEE International Test Conference (ITC), pp. 1\u201310, October 2007","DOI":"10.1109\/TEST.2007.4437666"},{"key":"45_CR8","volume-title":"Logical Effort: Designing Fast CMOS Circuits","author":"I Sutherland","year":"1999","unstructured":"Sutherland, I., Sproull, R.F., Harris, D.: Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann, San Francisco (1999)"},{"key":"45_CR9","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"N Weste","year":"2005","unstructured":"Weste, N., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Addison Wesley, Boston (2005)","edition":"3"},{"issue":"3","key":"45_CR10","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1109\/TNS.2003.813129","volume":"50","author":"PE Dodd","year":"2003","unstructured":"Dodd, P.E., Massengill, L.W.: Basic mechanisms and modeling of single-event upset in digital microelectronics. IEEE Trans. Nucl. Sci. 50(3), 583\u2013602 (2003)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"2","key":"45_CR11","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S Mitra","year":"2005","unstructured":"Mitra, S., Seifert, N., Zhang, M., Shi, Q., Kim, K.S.: Robust system design with built-in soft-error resilience. IEEE Comput. 38(2), 43\u201352 (2005)","journal-title":"IEEE Comput."},{"issue":"4","key":"45_CR12","doi-asserted-by":"publisher","first-page":"792","DOI":"10.1109\/JSSC.2006.870912","volume":"41","author":"S Das","year":"2006","unstructured":"Das, S., Roberts, D., Lee, S., Pant, S., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid State Circ. 41(4), 792\u2013804 (2006)","journal-title":"IEEE J. Solid State Circ."},{"issue":"3","key":"45_CR13","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1109\/TDSC.2006.40","volume":"3","author":"NJ Wang","year":"2006","unstructured":"Wang, N.J., Patel, S.J.: ReStore: symptom-based soft error detection in microprocessors. IEEE Trans. Dependable Secure Comput. 3(3), 188\u2013201 (2006)","journal-title":"IEEE Trans. Dependable Secure Comput."},{"issue":"6","key":"45_CR14","doi-asserted-by":"publisher","first-page":"3365","DOI":"10.1109\/TNS.2004.840020","volume":"51","author":"P Eaton","year":"2004","unstructured":"Eaton, P., Benedetto, J., Mavis, D., Avery, K., Sibley, M., Gadlage, M., Turflinger, T.: Single event transient pulsewidth measurements using a variable temporal latch technique. IEEE Trans. Nucl. Sci. 51(6), 3365\u20133368 (2004)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"6","key":"45_CR15","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MM.2005.104","volume":"25","author":"GP Saggese","year":"2005","unstructured":"Saggese, G.P., Wang, N.J., Kalbarczyk, Z.T., Patel, S.J., Iyer, R.K.: An experimental study of soft errors in microprocessors. IEEE Micro 25(6), 30\u201339 (2005)","journal-title":"IEEE Micro"},{"key":"45_CR16","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: speculation control for energy reduction. In: Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), pp. 132\u2013141 (1998)","DOI":"10.1145\/279361.279377"},{"key":"45_CR17","unstructured":"Sun Microsystem Inc.: OpenSPARC T1 Microarchitecture Specification (2006)"}],"container-title":["Lecture Notes in Computer Science","Smart Computing and Communication"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-52015-5_45","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T10:06:36Z","timestamp":1749895596000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-52015-5_45"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319520148","9783319520155"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-52015-5_45","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"13 January 2017","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SmartCom","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Smart Computing and Communication","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Shenzhen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2016","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 December 2016","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 December 2016","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"smartc2016","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}