{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T10:41:25Z","timestamp":1725878485827},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319520148"},{"type":"electronic","value":"9783319520155"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-52015-5_47","type":"book-chapter","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T22:51:57Z","timestamp":1484175117000},"page":"459-468","source":"Crossref","is-referenced-by-count":0,"title":["A Hybrid Memory Hierarchy to Improve Cache Reliability with Non-volatile STT-RAM"],"prefix":"10.1007","author":[{"given":"Naikuo","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhilou","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruidong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,1,13]]},"reference":[{"issue":"3","key":"47_CR1","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/MDT.2005.69","volume":"22","author":"R Baumann","year":"2005","unstructured":"Baumann, R.: Soft errors in advanced computer systems. IEEE Design Test Comput. 22(3), 258\u2013266 (2005)","journal-title":"IEEE Design Test Comput."},{"issue":"4.5","key":"47_CR2","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1147\/rd.524.0465","volume":"52","author":"S Raoux","year":"2008","unstructured":"Raoux, S., Burr, G., Breitwisch, M., Rettner, C., Chen, Y., Shelby, R., Salinga, M., Krebs, D., Chen, S.-H., Lung, H.-L., Lam, C.: Phase-change random access memory: a scalable technology. IBM J. Res. Dev. 52(4.5), 465\u2013479 (2008)","journal-title":"IBM J. Res. Dev."},{"issue":"5","key":"47_CR3","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/JPROC.2003.811804","volume":"91","author":"S Tehrani","year":"2003","unstructured":"Tehrani, S., Slaughter, J.M., Deherrera, M., Engel, B.N.: Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91(5), 703\u2013714 (2003)","journal-title":"Proc. IEEE"},{"issue":"8, Part A","key":"47_CR4","doi-asserted-by":"crossref","first-page":"760","DOI":"10.1016\/j.micpro.2013.07.008","volume":"37","author":"AA Eltawila","year":"2013","unstructured":"Eltawila, A.A., Engelb, M., Geuskensc, B.: A survey of cross-layer power-reliability tradeoffs in multi and many core systems-on-chip. Microprocess. Microsyst. 37(8, Part A), 760\u2013771 (2013)","journal-title":"Microprocess. Microsyst."},{"issue":"3","key":"47_CR5","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/TDMR.2005.856487","volume":"5","author":"CW Slayman","year":"2005","unstructured":"Slayman, C.W.: Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations. IEEE Trans. Device Mater. Reliab. 5(3), 397\u2013404 (2005)","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Biswas, A., Racunas, P., Cheveresan, R., Emer, J., Mukherjee, S.S., Rangan, R.: Computing architectural vulnerability factors for address-based structures. In: 32nd International Symposium on Computer Architecture (ISCA 2005) (2005)","DOI":"10.1109\/ISCA.2005.18"},{"key":"47_CR7","doi-asserted-by":"crossref","unstructured":"Zhang, W.: Computing cache vulnerability to transient errors and its implication. In: 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2005) (2005)","DOI":"10.1109\/DFTVS.2005.23"},{"issue":"9","key":"47_CR8","doi-asserted-by":"crossref","first-page":"1171","DOI":"10.1109\/TC.2009.33","volume":"58","author":"S Wang","year":"2009","unstructured":"Wang, S.: On the characterization and optimization of on-chip cache reliability against soft errors. IEEE Trans. Comput. 58(9), 1171\u20131184 (2009)","journal-title":"IEEE Trans. Comput."},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Yoon, D.H., Muralimanohar, N., Chang, J.: FREE-p: protecting non-volatile memory against both hard and soft errors. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture (2011)","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"47_CR10","doi-asserted-by":"crossref","unstructured":"Kadayif, I., Kandemir, M.: Modeling and improving data cache reliability. In: SIGMETRICS 2007 Proceedings of the 2007 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, vol. 12 (2007)","DOI":"10.1145\/1254882.1254884"},{"issue":"4","key":"47_CR11","first-page":"11","volume":"32","author":"AA Nair","year":"2015","unstructured":"Nair, A.A., Eyerman, S., Chen, J.: Mechanistic modeling of architectural vulnerability factor. ACM Trans. Comput. Syst. (TOCS) 32(4), 11 (2015). TOCS Homepage archive","journal-title":"ACM Trans. Comput. Syst. (TOCS)"},{"issue":"7","key":"47_CR12","doi-asserted-by":"crossref","first-page":"074003","DOI":"10.1088\/0022-3727\/46\/7\/074003","volume":"46","author":"KL Wang","year":"2013","unstructured":"Wang, K.L., Alzate, J.G., Amiri, P.K.: Low-power non-volatile spintronic memory: STT-RAM and beyond. J. Phys. D: Appl. Phys. 46(7), 074003 (2013)","journal-title":"J. Phys. D: Appl. Phys."},{"key":"47_CR13","doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., Weaver, C., Emer, J., Reinhardt, S.K., Austin, T.: A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, p. 29. IEEE Computer Society, December 2003","DOI":"10.1109\/MICRO.2003.1253181"},{"issue":"1","key":"47_CR14","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/L-CA.2007.19","volume":"7","author":"A Biswas","year":"2008","unstructured":"Biswas, A., Racunas, P., Emer, J., Mukherjee, S.: Computing accurate AVFs using ACE analysis on performance models: a rebuttal. IEEE Comput. Architect. Lett. 7(1), 21\u201324 (2008)","journal-title":"IEEE Comput. Architect. Lett."},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Arbor, A., Ringenberg, J.S., Ernst, D., Austin, T.M.: MiBench: a free, commercially representative embedded benchmark suite, WWC-4. In: 2001 IEEE International Workshop on Workload Characterization (2001)","DOI":"10.1109\/WWC.2001.990739"}],"container-title":["Lecture Notes in Computer Science","Smart Computing and Communication"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-52015-5_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T04:01:53Z","timestamp":1498363313000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-52015-5_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319520148","9783319520155"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-52015-5_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}