{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T02:31:28Z","timestamp":1771554688527,"version":"3.50.1"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319520148","type":"print"},{"value":"9783319520155","type":"electronic"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-52015-5_7","type":"book-chapter","created":{"date-parts":[[2017,1,12]],"date-time":"2017-01-12T03:51:57Z","timestamp":1484193117000},"page":"62-71","source":"Crossref","is-referenced-by-count":0,"title":["A Novel PSO Based Task Scheduling Algorithm for Multi-core Systems"],"prefix":"10.1007","author":[{"given":"Jia","family":"Tian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yonghao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,1,13]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Khaira, M.S.: Micro-2010: lead performance microprocessor of the year 2010-myth or reality. In: Twelfth International Conference on VLSI Design, pp. 157\u2013163. IEEE Press, Washington, DC (1999)","DOI":"10.1109\/ICVD.1999.745141"},{"issue":"5","key":"7_CR2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/248208.237140","volume":"30","author":"K Olukotun","year":"1996","unstructured":"Olukotun, K., Nayfeh, B.A., Hammond, L., Wilson, K., Chung, K.: The case for a single-chip multiprocessor. ACM SIGOPS Operating Syst. Rev. 30(5), 2\u201311 (1996)","journal-title":"ACM SIGOPS Operating Syst. Rev."},{"issue":"9","key":"7_CR3","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1109\/2.612253","volume":"30","author":"BA Nayfeh","year":"1997","unstructured":"Nayfeh, B.A., Olukotun, K.: A single-chip multiprocessor. IEEE Comput. 30(9), 79\u201385 (1997)","journal-title":"IEEE Comput."},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Cesario, W., Baghdadi, A., Gauthier L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A.A., Diaz-Nava, M.: Component-based design approach for multicore SoCs. In: Design Automation Conference, pp. 789\u2013794. ACM Press, New York (2002)","DOI":"10.1145\/513918.514115"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Cong, J., Yuan, B.: Energy-efficient scheduling on heterogeneous multi-core architectures. In: 2012 ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 345\u2013350. ACM Press, New York (2012)","DOI":"10.1145\/2333660.2333737"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Das, R., Ausavarungnirun, R., Mutlu, O., Kumar, A., Azimi, M.: Application-to-core mapping policies to reduce memory interference in multi-core systems. In: The 21st International Conference on Parallel Architectures and Compilation Techniques, pp. 455\u2013456. ACM Press, New York (2012)","DOI":"10.1145\/2370816.2370893"},{"issue":"2","key":"7_CR7","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/2668138.2668140","volume":"11","author":"M \u00c5sberg","year":"2014","unstructured":"\u00c5sberg, M., Nolte, T., Kato, S.: Towards partitioned hierarchical real-time scheduling on multi-core processors. SIGBED Rev. 11(2), 13\u201318 (2014)","journal-title":"SIGBED Rev."},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Lee, J., Lim, G., Suh, S.: Preemptibility-aware responsive multi-core scheduling. In: The 2011 ACM Symposium on Applied Computing, pp. 748\u2013749. ACM Press, New York (2011)","DOI":"10.1145\/1982185.1982348"},{"key":"7_CR9","unstructured":"Fedorova, A.: Operating system scheduling for chip multithreaded processors. Ph.D. thesis, Harvard University (2006)"},{"key":"7_CR10","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1023\/B:SUPE.0000022101.41799.cc","volume":"28","author":"YC Zhuang","year":"2004","unstructured":"Zhuang, Y.C., Shieh, C.K., Liang, T.Y., Lee, J.Q.: A group-based load balance scheme for software distributed shared memory systems. J. Supercomput. 28, 295\u2013309 (2004)","journal-title":"J. Supercomput."},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Attiya, G., Hamam, Y.: Two phase algorithm for load balancing in heterogeneous distributed systems. In: 12th Euromicro Conference on Parallel, Distributed and Network-Based Processing, pp. 434\u2013439. IEEE Press, Washington, DC (2004)","DOI":"10.1109\/EMPDP.2004.1271476"},{"key":"7_CR12","unstructured":"Aas, J.: Understanding the Linux 2.6.8.1 CPU scheduler. http:\/\/josh.trancesoftware.com\/linux\/linux_cpu_scheduler.pdf"},{"key":"7_CR13","unstructured":"Ho, W.H., Pinkston, T.M.: A methodology for designing efficient on-chip interconnects on well-behaved communication patterns. In: The 9th International Symposium on High-Performance Computer Architecture, pp. 377\u2013388. IEEE Press, Washington, DC (2003)"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Srinivasan, K., Chatha, K.S.: ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis. In: 18th International Conference on VLSI Design, pp. 623\u2013628. IEEE Press, Washington, DC (2005)","DOI":"10.1109\/ICVD.2005.113"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Murali, S., Benini, L., Micheli, G.: Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees. In: Conference on 2005 Asia and South Pacific Design Automation Conference, pp. 27\u201332. IEEE Press, Washington, DC (2005)","DOI":"10.1145\/1120725.1120737"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Ascia, G., Catania, V., Palesi, M.: Multi-objective mapping for mesh-based NoC architectures. In: 2004 International Conference on Hardware\/Software Codesign and System Synthesis, pp. 182\u2013187. ACM Press, New York (2004)","DOI":"10.1145\/1016720.1016765"},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Barcelos, D., Bri\u00e3o, E.W., Wagner, F.R.: A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs. In: The 20th Annual Conference on Integrated Circuits and Systems Design, pp. 282\u2013287. ACM Press, New York (2007)","DOI":"10.1145\/1284480.1284557"},{"key":"7_CR18","doi-asserted-by":"crossref","unstructured":"Chou, C., Marculescu, R.: User-aware dynamic task allocation in networks-on-chip. In: The Conference on Design, Automation and Test in Europe, pp. 1232\u20131237. IEEE Press, Washington, DC (2008)","DOI":"10.1109\/DATE.2008.4484847"},{"key":"7_CR19","unstructured":"Hu, J., Marculescu, R.: Energy-Aware communication and task scheduling for network-on-chip architectures under real-time constraints. In: The Conference on Design, Automation and Test in Europe, vol. 1, pp. 234\u2013239. IEEE Press, Washington, DC (2004)"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Briao, E.W., Barcelos, D., Wronski, F., Wagner, F.R.: Impact of task migration in NoC-based MPSoCs for soft real-time applications. In: IFIP International Conference on Very Large Scale Integration, pp. 296\u2013299. IEEE Press, Washington, DC (2007)","DOI":"10.1109\/VLSISOC.2007.4402516"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Schor, L., Bacivarov, I., Rai, D., Yang, H., Kang, S.H., Thiele, L.: Scenario-based design flow for mapping streaming applications onto on-chip many-core systems. In: 2012 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 71\u201380. ACM, New York (2012)","DOI":"10.1145\/2380403.2380422"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Wang, Y., Liu, H., Liu, D., Qin, Z.W., Shao, Z.L., Sha, E.H.M.: Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip. ACM Trans. Des. Autom. Electron. Syst. 16(2) (2011). Article 14","DOI":"10.1145\/1929943.1929946"},{"key":"7_CR23","doi-asserted-by":"crossref","unstructured":"Zhang, D.S., Guo D.K., Chen, F.Y., Wu, F., Cao, T., Jin, S.Y.: TL-plane-based multi-core energy-efficient real-time scheduling algorithm for sporadic tasks. ACM Trans. Archit. Code Optim. 8(4) (2012). Article 47","DOI":"10.1145\/2086696.2086726"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Liu, C., Li, J., Rubio, J., Speight, E., Lin, X.Z.: Power-efficient time-sensitive mapping in heterogeneous systems. In: The 21st International Conference on Parallel Architectures and Compilation Techniques, pp. 23\u201332. ACM Press, New York (2012)","DOI":"10.1145\/2370816.2370822"},{"key":"7_CR25","doi-asserted-by":"crossref","unstructured":"Fu, C., Zhao, Y., Li, M., Xue, C.J.: Maximizing common idle time on multi-core processors with shared memory. In: The 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 900\u2013903. IEEE Press, Washington, DC (2015)","DOI":"10.7873\/DATE.2015.0739"},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Kontorinis, V., Tullsen, D., Rosing, T., Saxe, E., Chew, J.: Dynamic workload characterization for power efficient scheduling on CMP systems. In: The 16th ACM\/IEEE International Symposium on Low Power Electronics and Design, pp. 437\u2013442. ACM Press, New York (2010)","DOI":"10.1145\/1840845.1840941"},{"issue":"3","key":"7_CR27","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1145\/2024723.2000117","volume":"39","author":"K Ma","year":"2011","unstructured":"Ma, K., Li, X., Chen, M., Wang, X.R.: Scalable power control for many-core architectures running multi-threaded applications. SIGARCH Comput. Archit. News 39(3), 449\u2013460 (2011)","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Smart Computing and Communication"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-52015-5_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T12:21:26Z","timestamp":1568722886000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-52015-5_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319520148","9783319520155"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-52015-5_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}