{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:23:09Z","timestamp":1742966589430,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319527086"},{"type":"electronic","value":"9783319527093"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-52709-3_21","type":"book-chapter","created":{"date-parts":[[2017,1,23]],"date-time":"2017-01-23T07:13:25Z","timestamp":1485155605000},"page":"282-296","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Local Memory Management for Multicores Having Global Address Space"],"prefix":"10.1007","author":[{"given":"Kouhei","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"Tomoya","family":"Shirakawa","sequence":"additional","affiliation":[]},{"given":"Yoshitake","family":"Oki","sequence":"additional","affiliation":[]},{"given":"Akimasa","family":"Yoshida","sequence":"additional","affiliation":[]},{"given":"Keiji","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Hironori","family":"Kasahara","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,24]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Panda, P.R., et al.: Efficient utilization of scratch-pad memory in embedded processor applications. In: Proceedings of European conference on Design and Test (1997)","DOI":"10.1109\/EDTC.1997.582323"},{"issue":"1","key":"21_CR2","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1145\/581888.581891","volume":"1","author":"O Avissar","year":"2002","unstructured":"Avissar, O., et al.: An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Trans. Embed. Comput. Syst. 1(1), 6\u201326 (2002)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Steinke, S., et al.: Assigning program and data objects to scratchpad for energy reduction. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (2002)","DOI":"10.1109\/DATE.2002.998306"},{"key":"21_CR4","unstructured":"Che, W., et al.: Compilation of stream programs for multicore processors that incorporate scratchpad memories. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition (2010)"},{"issue":"2","key":"21_CR5","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1145\/1151074.1151085","volume":"5","author":"S Udayakumaran","year":"2006","unstructured":"Udayakumaran, S., et al.: Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Trans. Embed. Comput. Syst. 5(2), 472\u2013511 (2006)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"6","key":"21_CR6","doi-asserted-by":"crossref","first-page":"809","DOI":"10.1109\/TCAD.2013.2238990","volume":"32","author":"Y Guo","year":"2013","unstructured":"Guo, Y., et al.: Data placement and duplication for embedded multicore systems with scratch pad memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(6), 809\u2013817 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Kandemir, M., et al.: Exploiting shared scratch pad memory space in embedded multiprocessor systems. In: Proceedings of Design Automation Conference (2002)","DOI":"10.1145\/513918.513974"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Issenin, I., et al.: Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies. In: Proceedings of Design Automation Conference (2006)","DOI":"10.1145\/1146909.1146925"},{"key":"21_CR9","unstructured":"Kasahara, H., et al.: U.S. Patent No. 8,438,359, U.S. Patent and Trademark Office, Washington, DC (2013)"},{"key":"21_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1007\/978-3-642-13374-9_13","volume-title":"Languages and Compilers for Parallel Computing","author":"K Kimura","year":"2010","unstructured":"Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J., Kasahara, H.: OSCAR API for real-time low-power multicores and its performance on multicores and smp servers. In: Gao, G.R., Pollock, L.L., Cavazos, J., Li, X. (eds.) LCPC 2009. LNCS, vol. 5898, pp. 188\u2013202. Springer, Heidelberg (2010). doi: 10.1007\/978-3-642-13374-9_13"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Banakar, R., et al.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: Proceedings of International Symposium on Hardware\/Software Codesign (2002)","DOI":"10.1145\/774789.774805"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Wolfe, M.: More iteration space tiling. In: Proceedings of ACM\/IEEE Conference on Supercomputing (1989)","DOI":"10.1145\/76263.76337"},{"key":"21_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"283","DOI":"10.1007\/BFb0038671","volume-title":"Languages and Compilers for Parallel Computing","author":"H Kasahara","year":"1992","unstructured":"Kasahara, H., Honda, H., Mogi, A., Ogura, A., Fujiwara, K., Narita, S.: A multi-grain parallelizing compilation scheme for OSCAR (optimally scheduled advanced multiprocessor). In: Banerjee, U., Gelernter, D., Nicolau, A., Padua, D. (eds.) LCPC 1991. LNCS, vol. 589, pp. 283\u2013297. Springer, Heidelberg (1992). doi: 10.1007\/BFb0038671"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Yoshida, A., et al.: Data-localization for Fortran macro-dataflow computation using partial static task assignment. In: Proceedings of International Conference on Supercomputing (1996)","DOI":"10.1145\/237578.237586"},{"key":"21_CR15","doi-asserted-by":"crossref","unstructured":"Ito, M., et al.: An 8640 MIPS SoC with independent poweroff control of 8 CPU and 8 RAMs by an automatic parallelizing compiler. In: Proceedings of IEEE International Solid State Circuits Conference (2008)","DOI":"10.1109\/ISSCC.2008.4523071"},{"key":"21_CR16","volume-title":"Optimizing Compilers for Modern Architectures: A Dependence-Based Approach","author":"K Kennedy","year":"2001","unstructured":"Kennedy, K., et al.: Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Publishers Inc., San Francisco (2001)"},{"key":"21_CR17","doi-asserted-by":"crossref","first-page":"1184","DOI":"10.1145\/7902.7904","volume":"29","author":"D Padua","year":"1986","unstructured":"Padua, D., et al.: Advanced compiler optimizations for supercomputers. Commun. ACM 29, 1184\u20131201 (1986)","journal-title":"Commun. ACM"},{"key":"21_CR18","unstructured":"https:\/\/www.renesas.com\/en-in\/products\/microcontrollers-microprocessors\/v850\/v850e2mx\/v850e2mx4.html"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-52709-3_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T17:59:25Z","timestamp":1568743165000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-52709-3_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319527086","9783319527093"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-52709-3_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}