{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:19:53Z","timestamp":1763457593354},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319549989"},{"type":"electronic","value":"9783319549996"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-54999-6_11","type":"book-chapter","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T09:51:59Z","timestamp":1488534719000},"page":"139-151","source":"Crossref","is-referenced-by-count":11,"title":["Reduced Complexity Many-Core: Timing Predictability Due to Message-Passing"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Mische","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Frieb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Stegmeier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,4]]},"reference":[{"issue":"3","key":"11_CR1","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1177\/109434209100500306","volume":"5","author":"DH Bailey","year":"1991","unstructured":"Bailey, D.H., et al.: The NAS parallel benchmarks. Int. J. High Perform. Comput. Appl. 5(3), 63\u201373 (1991)","journal-title":"Int. J. High Perform. Comput. Appl."},{"key":"11_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/978-3-642-16256-5_6","volume-title":"Software Technologies for Embedded and Ubiquitous Systems","author":"C Ballabriga","year":"2010","unstructured":"Ballabriga, C., Cass\u00e9, H., Rochange, C., Sainrat, P.: OTAWA: an open toolbox for adaptive WCET analysis. In: Min, S.L., Pettit, R., Puschner, P., Ungerer, T. (eds.) SEUS 2010. LNCS, vol. 6399, pp. 35\u201346. Springer, Heidelberg (2010). doi: 10.1007\/978-3-642-16256-5_6"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Bell, S., et al.: Tile64-processor: a 64-core soc with mesh interconnect. In: International Solid-State Circuits Conference (ISSCC), pp. 88\u2013598 (2008)","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"11_CR4","unstructured":"Berg, C., Engblom, J., Wilhelm, R.: Requirements for and design of a processor with predictable timing. In: Perspectives Workshop: Design of Systems with Predictable Behaviour. No. 03471 in Dagstuhl Seminar Proceedings (2004)"},{"key":"11_CR5","unstructured":"d\u2019Ausbourg, B., Boyer, M., Noulard, E., Pagetti, C.: Deterministic execution on many-core platforms: application to the SCC. In: Many-core Applications Research Community Symposium (MARC), December 2011"},{"key":"11_CR6","doi-asserted-by":"crossref","first-page":"1654","DOI":"10.1016\/j.procs.2013.05.333","volume":"18","author":"BD Dinechin de","year":"2013","unstructured":"de Dinechin, B.D., et al.: A distributed run-time environment for the Kalray MPPA-256 integrated manycore processor. Procedia Comput. Sci. 18, 1654\u20131663 (2013)","journal-title":"Procedia Comput. Sci."},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Dongarra, J., Heroux, M.A.: Toward a new metric for ranking high performance computing systems. Sandia Report, SAND2013-4744 312 (2013)","DOI":"10.2172\/1089988"},{"issue":"2","key":"11_CR8","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MM.2012.32","volume":"32","author":"D Fan","year":"2012","unstructured":"Fan, D., et al.: Godson-T: an efficient many-core processor exploring thread-level parallelism. IEEE Micro 32(2), 38\u201347 (2012)","journal-title":"IEEE Micro"},{"key":"11_CR9","unstructured":"Frieb, M., Stegmeier, A., Mische, J., Ungerer, T.: Employing MPI collectives for timing analysis on embedded multi-cores. In: 16th International Workshop on Worst-Case Execution Time Analysis (2016)"},{"issue":"3","key":"11_CR10","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/2544350.2544353","volume":"10","author":"K Goossens","year":"2013","unstructured":"Goossens, K., et al.: Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture and design flow. ACM SIGBED Rev. 10(3), 23\u201334 (2013)","journal-title":"ACM SIGBED Rev."},{"issue":"1","key":"11_CR11","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1145\/963778.963780","volume":"26","author":"S Gorlatch","year":"2004","unstructured":"Gorlatch, S.: Send-receive considered harmful: myths and realities of message passing. ACM Trans. Program. Lang. Syst. (TOPLAS) 26(1), 47\u201356 (2004)","journal-title":"ACM Trans. Program. Lang. Syst. (TOPLAS)"},{"key":"11_CR12","unstructured":"Corporation, I.: Intel Xeon Phi Coprocessor System Software Developers Guide, 2.03 edn., November 2012"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Lee, Y., et al.: A 45 nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators. In: European Solid State Circuits Conference (ESSCIRC), pp. 199\u2013202. IEEE (2014)","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Mattson, T.G., et al.: The 48-core SCC processor: the programmer\u2019s view. In: International Conference for High Performance Computing, Networking, Storage and Analysis (SC), pp. 1\u201311 (2010)","DOI":"10.1109\/SC.2010.53"},{"key":"11_CR15","unstructured":"Message Passing Interface Forum. University of Tennesse: MPI: a Message-Passing Interface Standard. Version 3.1, June 2015"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Mische, J., Ungerer, T.: Guaranteed service independent of the task placement in NoCs with torus topology. In: Proceedings of the 22nd International Conference on Real-Time Networks and Systems, p. 151. ACM (2014)","DOI":"10.1145\/2659787.2659804"},{"key":"11_CR17","unstructured":"Mische, J., Metzlaff, S., Ungerer, T.: Distributed memory on chip - bringing together low power and real-time. In: Workshop on Reconciling Performance and Predictability (2014)"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"Mische, J., Ungerer, T.: Low power flitwise routing in an unidirectional torus with minimal buffering. In: International Workshop on Network on Chip Architectures (NoCArc), pp. 63\u201368 (2012)","DOI":"10.1145\/2401716.2401730"},{"key":"11_CR19","unstructured":"Olofsson, A.: Epiphany-V: a 1024 processor 64-bit RISC system-on-chip. Technical report, Adapteva Inc. https:\/\/www.parallella.org\/wp-content\/uploads\/2016\/10\/e5_1024core_soc.pdf"},{"key":"11_CR20","unstructured":"Reineke, J.: Caches in WCET analysis. Universit\u00e4t des Saarlandes, Saarbr\u00fccken, PhD Thesis (2008)"},{"key":"11_CR21","unstructured":"Rochange, C., et al.: WCET analysis of a parallel 3D multigrid solver executed on the MERASA multi-core. In: OASIcs-OpenAccess Series in Informatics, vol. 15. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik (2010)"},{"issue":"9","key":"11_CR22","doi-asserted-by":"crossref","first-page":"449","DOI":"10.1016\/j.sysarc.2015.04.002","volume":"61","author":"M Schoeberl","year":"2015","unstructured":"Schoeberl, M., et al.: T-CREST: time-predictable multi-core architecture for embedded systems. J. Syst. Archit. 61(9), 449\u2013471 (2015)","journal-title":"J. Syst. Archit."},{"key":"11_CR23","doi-asserted-by":"crossref","unstructured":"Stegmeier, A., Frieb, M., Mische, J., Ungerer, T.: WCTT bounds for MPI primitives in the PaterNoster NoC. In: 14th International Workshop on Real-Time Networks (2016)","DOI":"10.1145\/3015037.3015041"},{"issue":"5","key":"11_CR24","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MM.2010.78","volume":"30","author":"T Ungerer","year":"2010","unstructured":"Ungerer, T., et al.: MERASA: multicore execution of hard real-time applications supporting analyzability. IEEE Micro 30(5), 66\u201375 (2010)","journal-title":"IEEE Micro"},{"issue":"3","key":"11_CR25","first-page":"53","volume":"15","author":"T Ungerer","year":"2016","unstructured":"Ungerer, T., et al.: Parallelizing industrial hard real-time applications for the parMERASA multicore. ACM Trans. Embed. Comput. Syst. (TECS) 15(3), 53 (2016)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"11_CR26","unstructured":"Waterman, A., Lee, Y., Patterson, D.A., Asanovi, K.: The RISC-V instruction set manual, volume I: user-level ISA, version 2.1. Technical report UCB\/EECS-2016-118, EECS Department, University of California, Berkeley, May 2016. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2016\/EECS-2016-118.html"},{"issue":"7","key":"11_CR27","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/TCAD.2009.2013287","volume":"28","author":"R Wilhelm","year":"2009","unstructured":"Wilhelm, R., et al.: Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(7), 966\u2013978 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-54999-6_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T08:08:23Z","timestamp":1568880503000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-54999-6_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319549989","9783319549996"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-54999-6_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}