{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,9]],"date-time":"2024-09-09T11:28:17Z","timestamp":1725881297986},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319549989"},{"type":"electronic","value":"9783319549996"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-54999-6_14","type":"book-chapter","created":{"date-parts":[[2017,3,3]],"date-time":"2017-03-03T04:51:59Z","timestamp":1488516719000},"page":"177-189","source":"Crossref","is-referenced-by-count":4,"title":["Exploring ILP and TLP on a Polymorphic VLIW Processor"],"prefix":"10.1007","author":[{"given":"Anthony","family":"Brandon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joost","family":"Hoozemans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeroen","family":"van Straten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,3,4]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"van Berkel, C.H.: Multi-core for mobile phones. In: 2009 Design, Automation Test in Europe Conference Exhibition, pp. 1260\u20131265, April 2009","DOI":"10.1109\/DATE.2009.5090858"},{"key":"14_CR2","unstructured":"Greenhalgh, P.: big.LITTLE Processing with ARM Cortex-A15 & Cortex-A7, ARM White paper, pp. 1\u20138 (2011)"},{"key":"14_CR3","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/MM.2003.1261386","volume":"23","author":"K Sankaralingam","year":"2003","unstructured":"Sankaralingam, K., Nagarajan, R., Liu, H., Kim, C., Huh, J., Burger, D., Keckler, S., Moore, C.: Exploiting ILP, TLP, and DLP with the polymorphous trips architecture. IEEE Micro 23, 46\u201351 (2003)","journal-title":"IEEE Micro"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Khubaib, K., Suleman, M.A., Hashemi, M., Wilkerson, C., Patt, Y.N.: Morphcore: an energy-efficient microarchitecture for high performance ILP and high throughput TLP. In: 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 305\u2013316. IEEE (2012)","DOI":"10.1109\/MICRO.2012.36"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Ipek, E., Kirman, M., Kirman, N., Martinez, J.F.: Core fusion: accommodating software diversity in chip multiprocessors. In: Proceedings of the 34th Annual International Symposium on Computer Architecture, ISCA 2007, New York, NY, USA, pp. 186\u2013197. ACM (2007)","DOI":"10.1145\/1250662.1250686"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Zhong, H., Lieberman, S., Mahlke, S.: Extending multicore architectures to exploit hybrid parallelism in single-thread applications. In: 13th International Symposium on High Performance Computer Architecture, HPCA 2007, pp. 25\u201336. IEEE, February 2007","DOI":"10.1109\/HPCA.2007.346182"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Mai, K., Paaske, T., Jayasena, N., Ho, R., Dally, W., Horowitz, M.: Smart memories: a modular reconfigurable architecture. In: Proceedings of the 27th International Symposium on Computer Architecture, pp. 161\u2013171, June 2000","DOI":"10.1145\/339647.339673"},{"key":"14_CR8","doi-asserted-by":"crossref","first-page":"5:1","DOI":"10.1145\/2390191.2390196","volume":"18","author":"R Rodrigues","year":"2013","unstructured":"Rodrigues, R., Annamalai, A., Koren, I., Kundu, S.: Improving performance per Watt of asymmetric multi-core processors via online program phase classification and adaptive core morphing. ACM Trans. Des. Autom. Electron. Syst. 18, 5:1\u20135:23 (2013)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"14_CR9","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1145\/1080695.1070012","volume":"33","author":"S Balakrishnan","year":"2005","unstructured":"Balakrishnan, S., Rajwar, R., Upton, M., Lai, K.: The impact of performance asymmetry in emerging multicore architectures. SIGARCH Comput. Archit. News 33, 506\u2013517 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"14_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1007\/978-3-540-71431-6_3","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"K Wu","year":"2007","unstructured":"Wu, K., Kanstein, A., Madsen, J., Berekovic, M.: MT-ADRES: multithreading on coarse-grained reconfigurable architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419, pp. 26\u201338. Springer, Heidelberg (2007). doi: 10.1007\/978-3-540-71431-6_3"},{"issue":"1","key":"14_CR11","first-page":"9","volume":"7","author":"BR Rau","year":"1993","unstructured":"Rau, B.R., Fisher, J.A.: Instruction-level parallel processing: history, overview, and perspective. J. Supercomputing 7(1), 9\u201350 (1993)","journal-title":"J. Supercomputing"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Anjam, F., Nadeem, M., Wong, S.: Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor. In: Proceeding Design, Automation and Test in Europe, Grenoble, France, March 2011","DOI":"10.1109\/DATE.2011.5763219"},{"key":"14_CR13","unstructured":"Wong, S., Anjam, F.: The Delft reconfigurable VLIW processor. In: Proceeding 17th International Conference on Advanced Computing and Communications, Bangalore, India, pp. 244\u2013251, December 2009"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Hoozemans, J., Johansen, J., Straten, J.V., Brandon, A., Wong, S.: Multiple contexts in a multi-ported VLIW register file implementation. In: Proceeding 2015 International Conference on ReConFigurable Computing and FPGAs, Mayan Riviera, Mexico, December 2015","DOI":"10.1109\/ReConFig.2015.7393329"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Brandon, A., Wong, S.: Support for dynamic issue width in VLIW processors using generic binaries. In: Proceeding Design, Automation & Test in Europe Conference & Exhibition, Grenoble, France, pp. 827\u2013832, March 2013","DOI":"10.7873\/DATE.2013.175"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Brandon, A., Hoozemans, J., Straten, J.V., Lorenzon, A.F., Sartor, A.L., Beck, A., Wong, S.: A sparse VLIW instruction encoding scheme compatible with generic binaries. In: Proceeding 2015 International Conference on ReConFigurable Computing and FPGAs, Mayan Riviera, Mexico, December 2015","DOI":"10.1109\/ReConFig.2015.7393361"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: MiBench: a free, commercially representative embedded benchmark suite. In: IEEE International Workshop on Workload Characterization, WWC-4, pp. 3\u201314. IEEE (2001)","DOI":"10.1109\/WWC.2001.990739"},{"key":"14_CR18","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J.H., Jouppi, N.P.: Cacti 5.1, HP Laboratories (2008)"},{"key":"14_CR19","unstructured":"LEON\/GRLIB. http:\/\/www.gaisler.com\/index.php\/downloads\/leongrlib . Accessed 7 Sept 2016"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Guo, Q., Sartor, A.L., Brandon, A., Beck, A., Zhou, X., Wong, S.: Run-time phase prediction for a reconfigurable VLIW processor. In: Proceeding Design, Automation and Test in Europe, Dresden, Germany, pp. 1634\u20131639, March 2016","DOI":"10.3850\/9783981537079_0644"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems - ARCS 2017"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-54999-6_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,3]],"date-time":"2020-10-03T05:34:34Z","timestamp":1601703274000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-54999-6_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319549989","9783319549996"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-54999-6_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2017]]}}}